'LUHFW0HPRU\$FFHVV&KDQQHO
$VVLJQPHQWV
The following table lists the direct memory access (DMA) channel assign- 7DEOHments'5(4for/LQHthe'5(4/LQHDell8VHGPrecision%\$YDLODEOHVVLJQPHQWV610 mini tower system.
DREQ0 | Available |
DREQ1 | Available |
DREQ2 | Generated by super I/O controller to initiate DMA cycle for |
| attached diskette drive |
DREQ3 | Available |
DREQ4 | Generated by bus controller chip to activate second DMA |
| controller |
DREQ5 | Available |
DREQ6 | Available |
DREQ7 | Available |
NOTE: The integrated audio controller is assigned one or two DMA channels automatically during system
System Overview |