ZEUS Technical Manual | Appendix G - |
|
|
Appendix G - ZEUS-FPIF details
The
J5
JP1 |
|
|
|
|
| J2 |
|
|
|
|
| ||
|
|
|
|
|
| |
|
|
|
|
|
| |
J1 |
|
|
|
|
| J3 |
|
|
|
|
| ||
|
|
|
|
|
J4
The connectors on the following pages are shown in the same orientation as the picture above.
Connector | Function |
JP1 | TFT clock delay selection |
J1 | ZEUS LCD cable connector |
J2 | Generic LCD connector |
J3 | Direct connection to a NEC |
J4 | Connects to backlight inverter |
J5 | STN bias voltages |
|
|
JP1 – TFT clock delay selection
It has been found that some TFT displays require a delay on the clock. If this is required fit the jumper in position A; if not, fit it in position B.
B A
© 2007 Eurotech Ltd Issue D | 122 |