Chapter 4 Theory of Operation
A01
A02
A03
A04
ADDRESS REGISTER
1
TEST
REGISTER
CLOCK
D/A CHANNEL SELECT
3
|
|
|
|
|
| |
|
|
|
|
|
| |
|
|
|
|
|
| |
DA |
|
| TEST | MUX 1 | ||
OUTPUTS | ||||||
MUX |
| |||||
1 TO | 8 |
| OUT | |||
|
| |||||
|
|
|
|
|
| |
|
|
|
|
|
| |
|
|
|
|
|
| |
ANALOG
TEST
SWITCH
3
TEST
CONTROL
TEST BUS 1
TEST BUS 2
GND SEN
P2
Figure 4-2: Test Bus Logic
4
