Manuals
/
Intel
/
Computer Equipment
/
Computer Hardware
Intel
80219
specifications
This Page Left Intentionally Blank
Models:
80219
1
30
30
Download
30 pages
44.97 Kb
23
24
25
26
27
28
29
30
<
>
Specification
Page 30
Image 30
Intel
®
80219 General Purpose PCI Processor
Documentation Changes
This Page Left Intentionally Blank
30
Specification Update
Page 29
Page 30
Image 30
Page 29
Contents
Intel 80219 General Purpose PCI Processor
Specification Update
Contents
This Page Left Intentionally Blank
Revision History
Preface
Affected Documents/Related Documents
Nomenclature
Summary Table of Changes
Codes Used in Summary Table
Core Errata
Steppings Status Errata
Non-Core Errata
FRAME#
Specification Changes
Specification Clarifications
Documentation Changes
Identification Information
Markings
Die Details
Drain Is Not Flushed Correctly when Stalled in the Pipeline
Core Errata
Debug Unit Synchronization with the Txrxctrl Register
Extra Circuitry Is Not Jtag Boundary Scan Compliant
Trace Buffer Does Not Operate Below 1.3
Data Cache Unit Can Stall for a Single Cycle
Core Errata
Operation may be incorrectly cancelled
Disabling the MMU or re-enabling it afterwards
Core Errata
PBI Issue When Using 16-bit PBI Transactions in PCI Mode
Non-Core Errata
Continues running the counter
MCU supports a page size of 2 Kbytes for 64-bit mode
Vih Minimum Input High Voltage Vih level for the PCI pins
Specification Changes
Gpio Output Data Register address = Ffff E7CCh
Controller
Specification Clarifications
Application note Hot-Debug for Intel Xscale Core Debug
BAR0 Configuration When Using the Messaging Unit MU
Reading Unpopulated Sdram Memory Banks
Writing to reserved registers can cause unexpected behavior
Not completed out of order
Documentation Changes
This Page Left Intentionally Blank
Top
Page
Image
Contents
