Intel® IQ80333 I/O Processor
Introduction
1.7Intel® IQ80333 I/O Processor Evaluation Platform Board Features
Table 5. | Summary of Features |
| |
|
|
|
|
| Feature |
| Definition |
|
|
| |
| Battery Backup Unit: | Battery back up circuit for SDRAM. | |
|
|
| |
| Ethernet | Intel(R) 82545EM Gigabit Ethernet Controller | |
|
|
| |
| Flash ROM: | 8 MB Flash ROM 3.3 V – | |
|
|
| |
| Form Factor: | ||
|
|
| |
| General Purpose I/O: | GPIO Pins are used as described in the appropriate section in this document | |
|
|
| |
| Hex Display: | Two | |
|
|
| |
| JTAG Port: | ARM compliant JTAG Header. | |
|
|
| |
| Logic Analyzer: | Logic analyzer connectors on the DDRII SDRAM interface. | |
| Interposer Card may be used for the memory bus – Information supplied separately. | ||
|
| ||
|
|
| |
|
| • 256 MB (512 Mb x 16) DDRII SDRAM 400 MHz DIMM. | |
| Memory: | • | ECC |
|
| • | Registered |
|
|
| |
|
| Board sources +1.25 V, +2.5 V, +3.3 V, +5 V, +12 V, and | |
| Onboard Power: | connector. | |
| • All core voltages are derived from 3.3 V supply. | ||
|
| ||
|
| • Auxiliary power for the Secondary PCI slot. | |
|
|
| |
| Power LED: | Power on (green). | |
|
|
| |
| Primary PCI: | PCI Express - x8 lane | |
|
|
| |
|
| Support for “RAID” 6 functionality– Ability to make the devices plugged in the | |
| RAID Support | secondary expansion slots “Private”. | |
|
| Integrated XOR engine and two iSCSI CRC32C | |
|
|
| |
|
| • 1 | |
| Secondary PCI: | • 1 64 bit 100 MHz | |
|
| • Intel(R) 82545EM Gigabit Ethernet Controller also on the 100 MHz PCI. | |
|
|
| |
| Serial Port: | Dual RJ11 serial port connectors. The 80333 has two integrated UART serial ports | |
|
| which are 16550 compatible. | |
|
|
|
|
14 | Customer Reference Board Manual |