Intel SYS7180VE Parallel Port Connector LPT, Serial Port connector COM1/COM2, Description

Models: SYS7180VE

1 34
Download 34 pages 26.06 Kb
Page 11
Image 11
2.5.3 Parallel Port Connector: LPT

CHAPTER 2 –Hardware Installations

2.5.3 Parallel Port Connector: LPT

CHAPTER 2 –Hardware Installations

2.5.4 Serial Port connector: COM1/COM2

COM1, COM2 are use in the 10-pins box-header, are onboard serial ports of the CPU card SYS7180VE. The following table shows the pin assignments of these connectors.

The parallel port bracket can used to add an additional parallel port for additional parallel devices. There are four options for parallel port operation:

Compatible (Standard mode) Bi-Directional (PS/2 compatible)

Bi-Directional EPP. A driver from the peripheral manufacturer is required for operation.

Bi-Directional High-speed ECP

Pin

Description

Pin

Description

 

 

 

 

1

Strobe#

14

Auto Form Feed#

2

Data 0

15

Error#

3

Data 1

16

Initialize#

4

Data 2

17

Printer Select In#

 

Data 3

 

GND

COM1/2

Pin

1

2

3

4

5

6

7

8

9

10

Description

Data Carrier Detect (DCD) Data Set Ready (DSR) Receive Data (RXD) Request to Send (RTS) Transmit Data (TXD) Clear to Send (CTS)

Data Terminal Ready (DTR) Ring Indicator (RI)

Ground (GND)

GND

9 2.5.4 Serial Port connector: COM1/COM2Description2.5.5 IDE port Connector: IDE1/ IDE2Manual backgroundManual background 1

102

COM1 / COM2

5

 

18

 

6

Data 4

19

GND

7

Data 5

20

GND

8

Data 6

21

GND

9

Data 7

22

GND

10

Acknowledge#

23

GND

11

Busy

24

GND

12

Paper Empty#

25

GND

13

Printer Select

26

 

SYS7180VE User’s Manual

15

2.5.5 IDE port Connector: IDE1/ IDE2

The CPU card SYS7180VE provides a bus-mastering PCI IDE interfaces. These interfaces support PIO Mode 3, PIO Mode 4, ATAPI devices (e.g., CD-ROM), and Ultra DMA/33/66/100 synchronous-DMA mode transfers. The BIOS supports logical block addressing (LBA) and extended cylinder head sector (ECHS) translation modes. The BIOS automatically detects the IDE device transfer rate and translation mode.

Programmed I/O operations usually require a substantial amount of processor bandwidth. However, in multitasking operating systems, the bandwidth freed by bus mastering IDE can be devoted to other tasks while disk transfers are occurring.

16

SYS7180VE User’s Manual

Page 11
Image 11
Intel SYS7180VE Parallel Port Connector LPT, Serial Port connector COM1/COM2, IDE port Connector IDE1/ IDE2, Description