![](/images/new-backgrounds/1330088/33008847x1.webp)
Intel EIST
The Enhanced Intel SpeedStep technology allows you to set the performance level of the microprocessor whether the computer is running on battery or AC power. This field will appear after you installed the CPU which support speedstep technology.
C1E Support
To enable this item to read the CPU power consumption while idle. Not all proces- sors support Enhanced Halt state (C1E).
Adjust CPU Base Frequency (MHz)
This item allows you to set the CPU Base clock (in MHz). You may overclock the CPU by adjusting this value. Please note the overclocking behavior is not guaranteed.
Adjusted CPU Frequency (MHz)
It shows the adjusted CPU frequency.
Advance DRAM Configuration Press <Enter> to enter the submenu.
DRAM Timing Mode
Selects whether DRAM timing is controlled by the SPD (Serial Presence De- tect) EEPROM on the DRAM module. Setting to [Auto By SPD] enables DRAM timings and the following related items to be determined by BIOS based on the configurations on the SPD. Selecting [Manual] allows users to configure the DRAM timings and the following related items manually.
CAS Latency (CL)
When the DRAM Timing Mode sets to [Manual], the field is adjustable. This controls the CAS latency, which determines the timing delay (in clock cycles) before SDRAM starts a read command after receiving it.
tRCD
When the DRAM Timing Mode sets to [Manual], the field is adjustable. When DRAM is refreshed, both rows and columns are addressed separately. This setup item allows you to determine the timing of the transition from RAS (row address strobe) to CAS (column address strobe). The less the clock cycles, the faster the DRAM performance.
tRP
When the DRAM Timing Mode sets to [Manual], the field is adjustable. This item controls the number of cycles for Row Address Strobe (RAS) to be al- lowed to precharge. If insufficient time is allowed for the RAS to accumulate its charge before DRAM refresh, refreshing may be incomplete and DRAM may fail to retain data. This item applies only when synchronous DRAM is installed in the system.
tRAS
When the DRAM Timing Mode sets to [Manual], the field is adjustable. This set- ting determines the time RAS takes to read from and write to a memory cell.
24