Manuals
/
Pico Communications
/
Computer Equipment
/
Computer Hardware
Pico Communications
E-14 manual E‐14 Hardware Reference Manual, Pico Computing, Inc
Models:
E-14
1
22
37
37
Download
37 pages
37.86 Kb
19
20
21
22
23
24
25
26
<
>
Specs
Heat Sink Placement
Resolution
NOTE Pin 1 indicator on the board is actually Pin 32 indicator
How to
Power Consumption
Appendix B - CardBus Connector Information
Page 22
Image 22
22
E‐14 Hardware Reference Manual
www.picocomputing.com
Pico Computing, Inc.
Page 21
Page 23
Page 22
Image 22
Page 21
Page 23
Contents
Release Hardware Version F
E‐14
Hardware Technical Reference
Pico E14 Hardware Reference
I/O Interfaces
Contents
Features
Appendices
Product Overview
Features
Pico E-14 EP Quick Reference Datasheet
Mechanical Specification
Core Technologies
Power W
Pico E‐14 Electrical Specifications
Power Consumption
Power W
DSP Slices
System Architecture
DDR2 RAM Flash ROM
FPGA Fabric
Field Programmable Gate Array
FPGA Resources
DSP Slice
PowerPC Processor
PPC405x3 Processor Introduction
E‐14 Hardware Reference Manual
CPLD TurboLoader
CPLD Resources
Pico Computing, Inc
Tri‐Mode Ethernet Interface
Ethernet Resources
Byte addresses
Flash Memory
Typical Flash ROM Allocation Table
Description
FPGA
DDR2 Memory
Bank
Bank
8‐Bit, 80 MSPS Analog‐to‐Digital Converter ADC
Analog Interface Optional
8‐Bit, 165 MSPS Digital‐to‐Analog Converter DAC
RS‐232 Serial Transceiver
1 Tx / 1 Rx
DIAGEN State
Digital Peripheral Interface
Electrical Specifications
JTAG
CardBus Interface
PCMCIA Interface Resources
Minimum
Digital Bus Interface
Electrical Specifications DC
Nominal
Turbo Loader IR=
JTAG Debug Interface
FPGA PowerPC
Ethernet IR=
Description
Appendix A - Peripheral I/O Connector Information
NOTE Pin 1 indicator on the board is actually Pin 32 indicator
Brand
Brand
Appendix B - CardBus Connector Information
Description
Part Number
Description
CardBus Connector Pull Up and Pull Down Information
Name
Value
E‐14 Hardware Reference Manual
Pico Computing, Inc
Appendix C - FPGA Pinout
FPGA Pinout
Page
Page
Page
Page
Page
Page
Description
Appendix D - CPLD Pinout
CPLD Pinout
Direction
SLEEP
Sleep Mode Request
Pin D15 turns into Address ‐1 when the Flash ROM is in 8 bit mode
E‐14 Hardware Reference Manual
Standard Part Number Listing
Appendix E - Standard Part Number Listing
Pico E‐14 EP
E‐14 Hardware Reference Manual
Appendix F - Errata
All versions
Pico Computing, Inc
Power Requirements
Appendix G - FPGA Performance Enhancements
Heat Sink Placement
Overview
Low Power
Appendix E - Analog Interface Selection Guide
Resolution bits
Part
14.1.8.12
Revision History
14.1.8.11
E‐14 Hardware Reference Manual
Legal Notices
This manual is 2005 Pico Computing, Inc