Manuals / Pico Communications / Computer Equipment / Computer Hardware

Pico Communications E-14 manual Sleep Mode Request, E‐14 Hardware Reference Manual

Models: E-14

1 37

Download 37 pages 37.86 Kb

Page 31

Image 31

SLEEP

C10

Sleep Mode Request

*Pin D15 turns into Address ‐1 when the Flash ROM is in 8 bit mode.

E‐14 Hardware Reference Manual

www.picocomputing.com

Pico Computing, Inc.

Page 31

Image 31

Pico Communications E-14 manual Sleep Mode Request, Pin D15 turns into Address ‐1 when the Flash ROM is in 8 bit mode

Contents

Pico E14 Hardware Reference E‐14Hardware Technical Reference Release Hardware Version FAppendices ContentsFeatures I/O InterfacesProduct Overview Core Technologies Pico E-14 EP Quick Reference DatasheetMechanical Specification FeaturesPower W Pico E‐14 Electrical SpecificationsPower Consumption Power WDSP Slices System ArchitectureDDR2 RAM Flash ROM DSP Slice Field Programmable Gate ArrayFPGA Resources FPGA FabricPPC405x3 Processor Introduction PowerPC ProcessorPico Computing, Inc CPLD TurboLoaderCPLD Resources E‐14 Hardware Reference ManualEthernet Resources Tri‐Mode Ethernet InterfaceDescription Flash MemoryTypical Flash ROM Allocation Table Byte addressesBank DDR2 MemoryBank FPGA8‐Bit, 80 MSPS Analog‐to‐Digital Converter ADC Analog Interface Optional8‐Bit, 165 MSPS Digital‐to‐Analog Converter DAC 1 Tx / 1 Rx RS‐232 Serial TransceiverJTAG Digital Peripheral InterfaceElectrical Specifications DIAGEN StatePCMCIA Interface Resources CardBus InterfaceNominal Digital Bus InterfaceElectrical Specifications DC MinimumEthernet IR= JTAG Debug InterfaceFPGA PowerPC Turbo Loader IR=Brand Appendix A - Peripheral I/O Connector InformationNOTE Pin 1 indicator on the board is actually Pin 32 indicator DescriptionPart Number Appendix B - CardBus Connector InformationDescription BrandValue CardBus Connector Pull Up and Pull Down InformationName DescriptionPico Computing, Inc E‐14 Hardware Reference ManualFPGA Pinout Appendix C - FPGA PinoutPage Page Page Page Page Page Direction Appendix D - CPLD PinoutCPLD Pinout DescriptionE‐14 Hardware Reference Manual Sleep Mode RequestPin D15 turns into Address ‐1 when the Flash ROM is in 8 bit mode SLEEPStandard Part Number Listing Appendix E - Standard Part Number ListingPico E‐14 EP Pico Computing, Inc Appendix F - ErrataAll versions E‐14 Hardware Reference ManualOverview Appendix G - FPGA Performance EnhancementsHeat Sink Placement Power RequirementsPart Appendix E - Analog Interface Selection GuideResolution bits Low PowerE‐14 Hardware Reference Manual Revision History14.1.8.11 14.1.8.12This manual is 2005 Pico Computing, Inc Legal Notices