7.Interface Timing
7.1Timing Parameters ( DE only mode )
SIGNAL | ITEM | SYMBOL | MIN. | TYP. | MAX. | Unit | NOTE | |
|
|
|
|
|
|
|
| |
Clock |
| 1/TC | 65 | 75 | 82 | MHz | - | |
Hsync | Frequency | FH | 44 | 48 | 53 | KHz | - | |
|
|
|
|
|
|
|
| |
Vsync |
| FV | - | 60 | - | Hz | - | |
| Active | TVD | - | 768 | - | lines | - | |
Vertical | Display | |||||||
Period |
|
|
|
|
|
| ||
Display Term |
|
|
|
|
|
|
| |
Vertical | TVB | 773 | 838 | 1200 | lines | - | ||
| ||||||||
| Total | |||||||
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
| |
| Active |
|
|
|
|
|
| |
Horizontal | Display | THD | - | 1366 | - | clocks | - | |
Period |
|
|
|
|
|
| ||
Display Term |
|
|
|
|
|
|
| |
Horizontal | TH | 1460 | 1600 | 2000 | clocks | - | ||
| ||||||||
| Total | |||||||
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
Note) This product is DE only mode. The input of Hsync & Vsync signal does not have an effect on normal operation.
(1)Test Point : TTL control signal and CLK at LVDS Tx input terminal in system
(2)Internal VDD = 3.3V
| MODEL | Doc. No | Page | 19 / 28 |
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|