7.3 Power ON/OFF Sequence

To prevent a latch-up or DC operation of the LCD Module, the power on/off sequence should be as the diagram below.

0<T110msec 0<T250msec 0<T350msec 1000msecT4

1000msecT5

(Recommend Value)2.4 V 100msecT6

(Recommend Value)

T1 : VDD rising time from 10% to 90%

T2 : The time from VDD to valid data at power ON.

T3 : The time from valid data off to VDD off at power Off.

T4 : VDD off time for Windows restart

T5 : The time from valid data to B/L enable at power ON.

T6 : The time from valid data off to B/L disable at power Off.

ƒThe supply voltage of the external system for the Module input should be the same as the definition of VDD.

ƒApply the lamp voltage within the LCD operation range. When the back light turns on before the LCD operation or the LCD turns off before the back light turns off,

the display may momentarily show abnormal screen.

ƒIn case of VDD = off level,

please keep the level of input signals low or keep a high impedance.

ƒT4 should be measured after the Module has been fully discharged between power off and on period.

ƒInterface signal should not be kept at high impedance when the power is on.

 

MODEL

LTI320W2-L14

Doc. No

05-000-G-060331

Page

21 / 28