3.4.6 – Integrated SCSI / Network / USB / Audio /1394 Controller Sub
|
|
|
|
|
|
|
|
|
|
|
|
|
| Feature |
|
|
| Option |
|
|
| Description |
|
|
|
|
|
|
|
|
|
| |||
|
| Integrated PCI Device |
|
| Enabled |
|
| This setting determines whether the | |||
|
|
|
|
|
| Disabled |
|
| integrated PCI device is activated. | ||
|
|
|
|
|
|
|
|
| |||
|
| Option ROM Scan |
|
| Enabled |
|
| This setting determines whether the | |||
|
|
|
|
|
| Disabled |
|
| option ROM of the integrated PCI | ||
|
|
|
|
|
|
|
|
|
| device is loaded during system BIOS | |
|
|
|
|
|
|
|
|
|
| POST. | |
|
|
|
|
|
|
|
|
| |||
|
| Latency Timer |
|
| Default |
|
| This setting controls how long each | |||
|
|
|
|
|
| 0020h |
|
| PCI device can hold the bus before | ||
|
|
|
|
|
| 0040h |
|
| another PCI device takes over. When | ||
|
|
|
|
|
| 0060h |
|
| set to higher values, every PCI device | ||
|
|
|
|
|
| 0080h |
|
| can conduct transactions for a longer | ||
|
|
|
|
|
| 00A0h |
|
| time and thus improve the effective | ||
|
|
|
|
|
| 00C0h |
|
| PCI bandwidth. | ||
|
|
|
|
|
| 00E0h |
|
|
|
| |
|
|
|
|
|
|
|
|
|
| ||
| 3.4.7 – AGP Slot |
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
| |||
|
| Feature |
|
|
| Option |
|
|
| Description |
|
|
|
|
|
|
|
|
|
| |||
|
| Latency Timer |
|
| Default |
|
| This setting controls how long each | |||
|
|
|
|
|
| 0020h |
|
| PCI device can hold the bus before | ||
|
|
|
| ? |
|
|
| another PCI device takes over. When | |||
|
|
|
|
|
| 00E0h |
|
| set to higher values, every PCI device | ||
|
|
|
|
|
|
|
|
|
| can conduct transactions for a longer | |
|
|
|
|
|
|
|
|
|
| time and thus improve the effective | |
|
|
|
|
|
|
|
|
|
| PCI bandwidth. | |
|
|
|
|
|
|
|
|
| |||
|
| Graphic Aperture |
|
| 256Mb |
|
| This setting controls system RAM | |||
|
|
|
|
|
| 128Mb |
|
| allocation. The aperture is a portion of | ||
|
|
|
|
|
| 64Mb |
|
| the memory address range dedicated | ||
|
|
|
|
|
| 32Mb |
|
| to graphics memory address space. | ||
|
|
|
|
|
|
|
|
|
| Host cycles that hit the aperture range | |
|
|
|
|
|
|
|
|
|
| are forwarded to the AGP without any | |
|
|
|
|
|
|
|
|
|
| translation. | |
|
|
|
|
|
|
|
|
|
|
|
|
| 3.4.8 – PCI Device Slot - n |
|
|
|
| ||||||
|
|
|
|
|
|
|
|
| |||
|
| Feature |
|
|
| Option |
|
|
| Description |
|
|
| Option ROM Scan |
|
| Enabled |
|
| This setting determines whether the | |||
|
|
|
|
|
| Disabled |
|
| option ROM of the PCI slot is loaded | ||
|
|
|
|
|
|
|
|
|
| during system BIOS POST. | |
|
|
|
|
|
|
|
|
| |||
|
| Latency Timer |
|
| Default |
|
| This setting controls how long each | |||
|
|
|
|
|
| 0020h |
|
| PCI device can hold the bus before | ||
|
|
|
| ? |
|
|
| another PCI device takes over. | |||
|
|
|
|
|
| 00E0h |
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
30
http://www.TYAN.com