Manuals / Tyan Computer / Computer Equipment / Computer Hardware

Tyan Computer S8236 Onboard Devices Configuration, Onboard Lan1/Lan2 OP-ROM, Onboard Lan3

Models: S8236

1 96

Download 96 pages 37.92 Kb

Page 61

3.3.9 Onboard Devices Configuration

3.3.9 Onboard Devices Configuration

BIOS Setup Utility

Main Advanced PCI/PnP Boot Security Chipset Exit

Onboard Device and PCI Slots Configuration

Onboard LAN 1/2 (82576)		[Enabled]
Onboard LAN	1 OP ROM	[Disabled]
Onboard LAN	2 OP ROM	[Disabled]
Onboard LAN 3	(82574)	[Enabled]
Onboard LAN	3 OP ROM	[Disabled]
Onboard SAS		[Enabled]
Onboard VGA		[Enabled]

Enabled

Disabled

←Select Screen ↑↓ Select Item Enter Go to Sub Screen F1 General Help

F10 Save and Exit ESC Exit

Onboard Lan1/Lan2 (82576)

Enable /disable Lan controller.

Enabled / Disabled

Onboard Lan1/Lan2 OP-ROM

Execute Lan OP-ROM or not.

Disabled / Enabled

Onboard Lan3 (82574)

Enable /disable Lan controller.

Enabled / Disabled

Onboard Lan3 OP-ROM

Execute Lan OP-ROM or not.

Disabled / Enabled

Onboard SAS (optional)

Enable or disable the onboard SAS controller. Enabled / Disabled

Onboard VGA

Enable or disable the onboard VGA controller. Enabled / Disabled

61

http://www.tyan.com

Image 61

Tyan Computer S8236 Onboard Devices Configuration, Onboard Lan1/Lan2 OP-ROM, Onboard Lan3 OP-ROM, Onboard VGA

Contents

Trademark CopyrightS8236 Page Contents Check the box contents Before you begin…Chapter 1 Instruction 1.2 Hardware Specifications1.1 Congratulations S8236WGM3NRS8236GM3NR Supported DIMM Qty 1.3 Software Specifications How to install our products right… the first time Chapter 2 Board Installation2.1 Board Image S8236 Block Diagram 2.2 Block Diagram2.3 Board Parts, Jumpers and Connectors Jumper/Connector Jumpers & ConnectorsFunction Jumper LegendState LED DefinitionsSignal SignalDescription DescriptionJ12 J56 J55 J30 J5 J54 J34 J4 J5/J12/J30/J34/J54/J55/J56 4-Pin FAN Connectors J4 COM2 ConnectorJ23 Front Panel Connector J28 Fan TACH ConnectorJ31 J29 LED1 J59 J31 PSMI Connector J29/J33 USB Front Panel ConnectorJ53 HDD Fault Header J59 IPMB ConnectorJP6 JP1 JP2JP7 JP3 Clear CMOS Jumper JP1/JP2 COM2 Function Switch JumperJP6 Front Panel ID LED Button JP7 Chassis Intrusion HeaderProcessor Installation G34 1944-pin Socket for AMD CPU 2.4 Installing the Processor and Heat sink4. Take off the CPU protection cap 3. Lift the socket cover to a fully open positionHeat sink Installation 2.5 Thermal Interface Material 2.6 Tips on Installing Motherboard in Chassis Page 2.7 Installing the Memory Recommended Memory Population Table Page DDR3 Speed/Voltage U-DIMM Module SupportDDR3 Rank R-DIMM Module Support DDR3 Rank ConfigurationDDR3 Speed/Voltage Memory Installation Procedure Attaching Serial ATA Cables 2.8 Attaching Drive Cables2.9 Installing Add-In Cards Onboard LAN LED Color Definition 2.10 Connecting External Devices10/100/1000 Mbps LAN Link/Activity LED Scheme Left LEDApplying power to the board 2.11 Installing the Power Supply 8-pin PW2, PW3 2.12 Finishing Up 3.1 About the BIOS Chapter 3 BIOS SetupTo start the BIOS setup utility 3.1.1 Setup Basics3.1.4 Setup Variations 3.1.3 In Case of Problems3.1.2 Getting Help AMIBIOS 3.2 Main MenuSystem Time / Date setup ProcessorCPU Configuration 3.3 Advanced MenuIDE Configuration Super IO ConfigurationGART Error Reporting 3.3.1 Advanced CPU ConfigurationSecure Virtual Machine Mode PowerNowEnable or disable the C1 Enhanced mode. Disabled / Enabled Enable or disable the building of ACPI SRAT Table. Disabled / EnabledACPI SRAT Table C1E SupportDisabled / Enabled IDE Detect Time Out Sec 3.3.2 Advanced IDE ConfigurationOnboard PCI IDE Controller Hard Disk Write ProtectPIO Mode LBA/Large ModeDMA Mode 3.3.2.1 SATA0 Sub-Menu32-Bit Data Transfer Watchdog Mode 3.3.3 Super I/O ConfigurationWatchdog Timer Serial Port1 Address3.3.4.1 Advanced ACPI Configuration 3.3.4 ACPI ConfigurationACPI Version Features ACPI APIC SupportHeadless Mode Enabled / DisabledEnable or disable Headless operation mode through ACPI Disabled / EnabledEnabled Fan speed according max temperature Enabled / Disabled 3.3.5 Hardware Health ConfigurationDisabled Auto FAN Control3.5.1 Sensor Data Register Monitoring Read only. It can not be modified in user modeSet LAN Configuration 3.3.6 IPMI 2.0 ConfigurationSet VLAN Configuration Set PEF ConfigurationIP Address Configuration 3.3.6.2 Set LAN Configuration3.3.6.1 View BMC System Event Log SEL Entry NumberSave LAN Configuration 3.3.6.2.1 Setup LAN ConfigurationIP Address Configuration IP Address SourceSave VLAN ID Configuration 3.3.6.3 Set VLAN ConfigurationDisabled / Enabled EnabledAlert Startup Delay 3.3.6.4 Set PEF ConfigurationDisabled / Enabled Startup Delay Disabled / Enabled Event Message For PEF ActionRemote Access 3.3.7 Remote Access ConfigurationSerial Port Mode Redirection After BIOS POSTVT-UTF8 Combo Key Support Sredir Memory Display DelayUSB 2.0 Controller Mode 3.3.8 USB ConfigurationBIOS EHCI Hand-OFF Legacy USB SupportOnboard Lan1/Lan2 3.3.9 Onboard Devices ConfigurationOnboard Lan1/Lan2 OP-ROM Onboard Lan3PCI Latency Timer 3.4 PCI/PnP MenuClear NVRAM Plug & Play O/SPCI IDE Bus Master Boot Settings Configuration Boot MenuQuick Boot Quiet BootWait for ‘F1’ If Error Boot Up Num-LockEndless Boot Hit ‘DEL’ Message Display1st Boot Device 3.5.2 Boot Device Priority3.5.3 Hard Disk Drives3.5.4 CD/DVD Drives 1st Boot DeviceCD/DVD Drives Supervisor Password/User Password 3.6 Security MenuChange Supervisor Password Change User PasswordAllow you to change NorthBridge, SouthBridge and RD890 Configuration 3.7 Chipset Menu NorthBridge Configuration  Memory Configuration 3.7.1 North Bridge ConfigurationMemory Timing Parameters Select which node’s timing parameters to displayCS Sparing Enable 3.7.1.1 Memory ConfigurationBank Swizzle Mode Bank InterleavingECC Mode 3.7.1.2 ECC ConfigurationDRAM ECC Enable DRAM SCRUB REDIRECTL2/L3 Cache BG Scrub DRAM Timing Config 3.7.1.3 DRAM Timing ConfigurationSATA IDE Combined Mode 3.7.2 South Bridge ConfigurationRestore On AC Power Loss OHCI HC/EHCI HCEnable or disable the SP5100 SGPIO function Enabled / Disabled Disabled Disable Chassis Intrusion DetectionChassis Intrusion Detection SGPIO FunctionIOMMU 3.7.3 RD890 ConfigurationPrimary Video Controller  Port # 02 Features 3.7.3.1 PCI Express ConfigurationGen2 High Speed Mode 3.7.3.1.1 Port # 02/03/11/12 FeaturesSlot Power Limit, W Link ASPM3.7.3.1.3 NB-SB Port Features 3.7.3.1.2 Port # 04/09/13 FeaturesDisabled Link ASPM3.7.3.1.4 SB Core Setting 3.7.3.1.3 GPP1/GPP2/GPP3a/GPP3b Core SettingEnabled EnabledHT3 Link Power State 3.7.3.2 Hyper Transport ConfigurationHT Extended Address HT Link TristateLoad Optimal Defaults 3.8 Exit MenuLoad Failsafe Defaults Save Changes and ExitPage 4.1 Beep Codes Chapter 4 Diagnostics4.2 Flash Utility Memory, Video, CPU4.3 AMIBIOS Post Code 3A 3B 3C Page Glossary Page Firmware low-level software that controls the system hardware PCI Peripheral Component Interconnect a 32 or 64-bit local bus data pathway which is faster than the ISA bus. Local buses are those which operate within a single system as opposed to a network bus, which connects multiple systems RAIDIOS RAID I/O Steering Intel VGA Video Graphics Array the PC video display standard Returning Merchandise for Service Technical SupportHelp Resources Operation is subject to the following conditions Notice for the USANotice for Canada