YMF724F
42 - 43h: Extended Legacy Audio Control
Read / Write
Default: 0000h
Access Bus Width: 8, 16,
| b15 | b14 | b13 | b12 | b11 | b10 |
| b9 |
| b8 | b7 |
| b6 | b5 | b4 | b3 |
| b2 | b1 |
| b0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||||||
| IMOD | SBVER | SMOD | - |
| - |
| MAIM |
| JSIO | MPUIO |
| SBIO | FMIO | |||||||
b[1:0] ..........FMIO: FM I/O Address allocation |
|
|
|
|
|
|
|
|
|
|
| ||||||||||
| These bits determine the base I/O address for the of the OPL3 block (FMBase). OPL3 block uses 4 |
| |||||||||||||||||||
| bytes in the I/O address space. |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||||
| “0”: |
| 388h |
|
| (default) |
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
| “1”: |
| 398h |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| “2”: |
| 3A0h |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| “3”: |
| 3A8h |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
b[3:2] ..........SBIO: SB I/O Address allocation |
|
|
|
|
|
|
|
|
|
|
|
| |||||||||
| These bits determine the base I/O address for the Sound Blaster Pro block (SBBase). This block uses 16 |
| |||||||||||||||||||
| bytes in the I/O address space. |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||||
| “0”: |
| 220h |
|
| (default) |
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
| “1”: |
| 240h |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| “2”: |
| 260h |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| “3”: |
| 280h |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
b[5:4] ..........MPUIO: MPU I/O Address allocation |
|
|
|
|
|
|
|
|
|
|
| ||||||||||
| These bits determine the base I/O address for the MPU401 block (MPUBase). This block uses 2 bytes |
| |||||||||||||||||||
| in the I/O address space. |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||
| “0”: |
| 330h |
|
| (default) |
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
| “1”: |
| 300h |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| “2”: |
| 332h |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| “3”: |
| 334h |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
b[7:6] ..........JSIO: Joystick I/O Address allocation |
|
|
|
|
|
|
|
|
|
|
| ||||||||||
| These bits determine the base I/O address for the Joystick block (JSBase). This block uses 1 byte in the |
| |||||||||||||||||||
| I/O address space. |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
| “0”: |
| 201h |
|
| (default) |
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
| “1”: |
| 202h |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| “2”: |
| 204h |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| “3”: |
| 205h |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
b8................MAIM: MPU401 Acknowledge Interrupt Mask
This bit determine whether interrupt is asserted when the acknowledge, which is occurred by changing MPU401 mode form default to UART, is returned.
“0”: Interrupt is asserted when the acknowledge is returned. (default)
“1”: Interrupt is masked when the acknowledge is returned.
September 21, 1998
