Intel SE7221BK1-E Post Progress Codes and Messages, Post Code Checkpoints, Languagemoduleerr

Page 70

 

 

SE7221BK1-ETechnical Product Specification

 

 

 

Error Code

Error Message

Response

 

 

 

 

LANGUAGE_MODULE_ERR)

 

 

 

 

14D

Primary Master Hard Disk Error

Pause

 

 

 

14E

Primary Slave Hard Disk Error

Pause

 

 

 

14F

Secondary Master Hard Disk Error

Pause

 

 

 

150

Secondary Slave Hard Disk Error

Pause

 

 

 

151

Primary Master Drive - ATAPI Incompatible

Pause

 

 

 

152

Primary Slave Drive - ATAPI Incompatible

Pause

 

 

 

153

Secondary Master Drive - ATAPI Incompatible

Pause

 

 

 

154

Secondary Slave Drive - ATAPI Incompatible

Pause

 

 

 

 

8100

Processor

failed BIST

Warning

 

 

 

 

8110

Processor

Internal error (IERR)

Warning

 

 

 

 

8120

Processor

Thermal Trip error

Warning

 

 

 

8160

Processor unable to apply BIOS update

Pause

 

 

 

8170

Processor L2 cache Failed

Pause

 

 

 

8180

BIOS does not support current stepping for Processor

Pause

 

 

 

8190

Watchdog Timer failed on last boot

Warning

 

 

 

8191

12:1 Core to bus ratio: Processor Cache disabled

Pause

 

 

 

8192

L2 Cache size mismatch

Pause

 

 

 

8193

CPUID, Processor Stepping are different

Pause

 

 

 

8194

CPUID, Processor Family are different

Pause

8195

Front Side Bus Speed mismatch. System Halted

Pause

 

 

 

8197

CPU Speed mismatch

Pause

8300

Baseboard Management Controller failed to function

Pause

 

 

 

8301

Front Panel Controller failed to Function

Pause

 

 

 

84F2

Server Management Interface Failed

Pause

 

 

 

84F3

BMC in Update Mode

Pause

 

 

 

84F4

Sensor Data Record Empty

Pause

 

 

 

84FF

System Event Log Full

Warning

 

 

 

 

9.7.3POST Progress Codes and Messages

9.7.3.1 POST Code Checkpoints

Table 70. POST Code Checkpoints

Checkpoint

Description

03Disable NMI, Parity, video for EGA, and DMA controllers. Initialize BIOS, POST, Runtime data area. Also initialize BIOS modules on POST entry and GPNV area. Initialized CMOS as mentioned in the Kernel Variable "wCMOSFlags."

04Check CMOS diagnostic byte to determine if battery power is OK and CMOS checksum is OK. Verify CMOS checksum manually by reading storage area. If the CMOS checksum is bad, update CMOS with power-on default values and clear passwords. Initialize status register A.

Initializes data variables that are based on CMOS setup questions. Initializes both the 8259 compatible PICs in the system

58

Revision 1.3

Image 70
Contents Intel Server Board SE7221BK1-E Revision SE7221BK1-ETechnical Product SpecificationDate Revision Modifications Number SE7221BK1-E Technical Product Specification DisclaimersTable of contents Bios Setup Utility ConnectorsConfiguration Jumpers Acpi ImplementationAbsolute Maximum Ratings SE7221BK1 -E Technical Product SpecificationBoot Block Post Progress Codes Power Information Hardware MonitoringIndustry Canada ICES-003 GlossaryList of Tables ViiiSE7221BK1-E Technical Product Specification Revision List of Figures Page Introduction SE7221BK1-E Feature Set Server Board Overviewƒ USB ƒ LPC Low Pin Count bus segment with one embedded devicesCPU PCI-X 100 SlotFunctional Architecture Processor SubsystemMemory Dimm Support Memory SubsystemInterrupts and Apic Processor Support MatrixMemory Configuration Location Dimm Label Channel Population Order Memory Bank Label DefinitionThroughput Level Configuration Characteristics Intel E7221 ChipsetGraphics Memory Controller Hub Gmch 1.1 DDR2 ConfigurationsGmch Memory Architecture Overview Supported DDR2 modules3 ICH6R PCI Bus P32-A I/O SubsystemPCI Bus Master IDE Interface Power ManagementPCI Express* X4 Subsystem USB InterfaceSuper I/O Serial PortsPCI Subsystem Bios FlashO Subsystem System Health Support1.2 P32-A Arbitration 2 P32-B 66-MHz PCI-X Subsystem SE7221BK1LX sku only2.2 P32-B Arbitration 3.2 P64-C Arbitration P64-C Configuration IDs3 P64-C 66/100-MHz PCI-X Subsystem P32-B Arbitration ConnectionsNetwork Interface Controller NIC NIC Connector and Status LEDsVideo Controller PCI-EApic Interrupt Routing Interrupt RoutingLegacy Interrupt Routing Legacy Interrupt SourcesSerialized IRQ Support PCI Error HandlingISA Interrupt Description ICH6 Ioapic DMI Interface ICH6Gmch Intr CPU Super I/O PCI InterfacePA IRQ8 Interface PB IRQ8 InterfaceAcpi Implementation Front Panel SwitchesAcpi Supported Wake Events Power Button On to Off Legacy Power Button On to Off AcpiWake up Sources Acpi and Legacy USBPower Connector Pin-out CN4H1 ConnectorsMain Power Connector Auxiliary CPU Power Connector Pin-out CN4B1Hsbp Header Pin-out J1D1 Front Panel ConnectorI2C Header LCD Header Pin-out J1C1VGA Connector Pin-out J8A1 VGA ConnectorNIC Connector NIC1-82541PI10/100/1000 Connector Pin-out J5A1ATA 40-pin Connector Pin-out J3J1 IDE ConnectorNIC2-82541PI 10/100/1000 Connector Pin-out J6A1 IDEA1 Diag IDEA0 IDEA2 IDEDCS0# IDEDCS1# IDEHDACT# GNDSata Connector Pin-out J1G1, J1G2, J1J2, J2J1 Sata ConnectorUSB Connector USB Connectors Pin-out J5A1Legacy 34-pin Floppy Connector Pin-out JP3J1 Floppy ConnectorSerial Port Connector External DB9 Serial a Port Pin-out J8A1Miscellaneous Headers Keyboard and Mouse ConnectorKeyboard and Mouse PS/2 Connectors Pin-out KM9A1 Fan HeaderHDD LED Header J1E1 Pin-Out Pin Signal Name Intrusion Cable ConnectorIntrusion Cable Connector J1A1Pin-Out Pin Signal Name HDD LED HeaderRolling Bios selection header Configuration JumpersSystem Recovery and Update Jumpers System Recovery and Update Jumper OptionsKeyboard Commands Bios Setup UtilityConfiguration Reset LocalizationESC Load Setup Defaults?Cancel PostSave configuration changes and exit setup? Entering Bios SetupBios Setup, Main Menu Options Feature Options Help Text DescriptionBios Setup, Processor configuration sub-menu options Processor configuration sub-menuBios Setup, Advanced Menu Options Advanced menuEnabled IDE configuration sub-menuBios Setup IDE Configuration Menu Options CompatibleAuto Bios Setup, IDE Device Configuration Sub-menu SelectionsHost & Device Cdrom ArmdBios Setup, Floppy Configuration Sub-menu Selections Floppy configuration sub-menuSuper I/O configuration sub-menu Bios Setup, Super I/O Configuration Sub-menuUSB configuration sub-menu Bios Setup, USB Configuration Sub-menu SelectionsFDD PCI configuration sub-menuBios Setup, PCI Configuration Sub-menu Selections CdromBios Setup, Memory Configuration Sub-menu Selections Boot menuMemory configuration sub-menu Bios Setup, Boot Menu SelectionsBios Setup, Boot Settings Configuration Sub-menu Selections Boot settings configuration sub-menu selectionsBoot device priority sub-menu selections Bios Setup, Boot Device Priority Sub-menu SelectionsBios Setup, Atapi Cdrom Drives Sub-menu Selections North Bridge Chipset ConfigurationBios Setup, Removable Drives Sub-menu Selections Chipset MenuFeature Options Help Text South Bridge Chipset ConfigurationEnabled, 8MB Dram ClocksBios Setup, Security Menu Options PXH Bridge ConfigurationSecurity menu Server menu Bios Setup, Server Menu SelectionsMinute Stays Off Bios Setup, System Management Sub-menu SelectionsSystem management sub-menu selections Stay OnBios Setup Serial Console Features Sub-menu Selections Serial Console features sub-menu selectionsEvent Log configuration sub-menu selections Bios Setup, Event Log Configuration Sub-menu SelectionsRecording the Current Bios Settings Upgrading the BiosPreparing for the Upgrade Bios Setup, Exit Menu SelectionsObtaining the Upgrade Utility Creating a Bootable Diskette Flash Update UtilityFlash Architecture and Flash Update Utility Rolling Bios and On-line updatesMulti-Disk Recovery Recovery ModeBios Recovery \split AMIBOOT.ROM AmibootManually Recovering the Bios Summary of Beep codesPost Error Beep Codes Error Handling and ReportingPost Error Beep Codes Beeps Error Message Post Progress Code DescriptionError Code Error Message Response Bios Event LogPost Error Messages and Handling PmmmemallocerrPost Code Checkpoints Post Progress Codes and MessagesPost Code Checkpoints LanguagemoduleerrEnable IRQ-0 in PIC for system timer interrupt Initializes remaining option ROMs Boot Block Initialization Code Checkpoints Bootblock Initialization Code CheckpointsBoot Block Recovery Code Checkpoints Bootblock Recovery Code CheckpointsDIM Code Checkpoints DIM Code CheckpointsAcpi Runtime Checkpoints Acpi Runtime CheckpointsBoot Block Post Progress Codes Diagnostic LEDsDiagnostic LED Post Progress Codes Post Progress Code LED ExamplePost Progress Codes SE7221BK1-ETechnical Product Specification SE7221BK1-E Technical Product Specification Board Power Budget Power InformationIntel Server Board SE7221BK1-E Power Budget Power Supply Rail Voltages Units WattsBoard Power Supply Voltage Specification Power Supply SpecificationsPower Timing Requirements 5VSB output voltage rise time shall be from 1.0ms to 25.0msOutput Voltage Timing Turn On/Off Timing Transient Load Requirements Dynamic Loading+5VSB Absolute Maximum Ratings AC Line Transient SpecificationAC Line Fast Transient EFT Specification AC Line Sag Transient PerformanceMonitored Components Hardware MonitoringMean Time Between Failures Mtbf Test Results Monitored ComponentsFANIN7 PIN #9 TemperatureHTHEMPDA/C Fan Speed Control Block Diagram Fan Speed ControlChassis Intrusion Product Safety ComplianceProduct Regulatory Compliance Product EMC ComplianceElectromagnetic Compatibility Notices FCC USATaiwan Declaration of Conformity Europe CE Declaration of ConformityKorean RRL Compliance Replacing the Back-Up Battery Australia / New ZealandCalculated Mean Time Between Failures Mtbf Mechanical SpecificationsProduct Code Calculated Mtbf Operating Temperature Mtbf DataSE7221BK1-E Server Board Mechanical Drawing Sku 1 Pedestal mount I/O shield mechanical drawing Revision Sku 2 Pedestal mount I/O shield mechanical drawing Page Glossary SE7221BK1-E Technical Product Specification Term DefinitionMSB LPCMBE MtbfVID SE7221BK1-E Technical Product Specification GlossaryVGA ZCR