Agilent Technologies FS2010 user manual Timing Analysis, Acquiring Data

Page 26

Timing Analysis

Acquiring Data

Since the FS2010 interface does not buffer the PCI-X bus, it introduces negligible skew to the PCI-X Local Bus signals.

Load the logic analyzer configuration file.

If the FS2010 software is installed, load the logic analyzer configuration file for timing from the logic/configs/FuturePlus/FS2010 directory on the 167xx analyzer. If using the 1680/90/900 double click the folder that was placed on the desktop during installation and choose the appropriate configuration file.

Touch RUN and, as soon as there is activity on the bus, the logic analyzer will begin to acquire data. The analyzer will continue to acquire data and will display the data when the analyzer memory is full, the trigger specification is TRUE or when you touch STOP.

The logic analyzer will flash “Waiting in level 1” if the trigger specification has not been met.

If you are analyzing a 32 bit bus, load the configuration file for a 64 bit bus into a single analyzer card, the upper 64 bit labels will be truncated, but will work fine.

26

Image 26
Contents Page FS2010 Software and Timing mode J2 Signal Connector How to reach us Assistance Product WarrantyLimitation Warranty How to Use This Manual IntroductionAccessories Supplied Analyzing the PCI-X Local BusPage Configuration Files Connecting the 167xx Agilent logic analyzer to the FS2010 How to install a PCI-X add-in card into the FS2010Setting up the 167xx Analyzer 167xx Licensing 1680/90/900 Licensing Offline Analysis Page Page Format Menu PCI-X Transaction Decode Software FS2010 Software and Timing mode Cycle variable DEVSEL# TRDY# STOP# State Analysis Acquiring DataConfiguring the Workspace for PCI-X Analysis State Listing Display Above figure shows the listing from the 169xx frame Functionality FS2010 Transaction Decode Software Name Base DescriptionTiming Analysis Waveform Display Use of EyeFinder/Eyescan Transaction Viewer Characteristics General InformationSignal Connections State/Timing Adapter Probe interface pinoutJ2 Signal Connector INTD# J3 Signal Connections SERR# J4 Signal Connections Samtec