Texas Instruments TLV320AIC3107EVM-K quick start Class-D Output Tab

Page 30

TLV320AIC3107EVM Software

www.ti.com

4.13 Class-D Output Tab

Figure 29. Class-D Output Tab

The integrated Class-D speaker amplifier can drive one watt into an 8-Ωload. Figure 29 shows the controls for the Class-D amplifier. The input to the Class-D amplifier is the same signal available at the left lineout LEFT_LOP pin. The Class-D amplifier must be enabled first and then the gain control (0 dB to +18 dB) can be used. Note that many other gains are available in the signal path leading up to the Class-D amplifier.

Also available is the an analog bypass switch to allow a signal up to 3.3 V to be input at SWINP and SWINM and output at SWOUTP and SWOUTM. When the bypass switch is enabled (Register 76, D1), it is also recommended to enable the Bypass Switch Bootstrap Clock (Register 76, D0).

30

TLV320AIC3107EVM-K

SLAU261–November 2008

Submit Documentation Feedback

Image 30

Contents EVM-Compatible Device Data Sheets TLV320AIC3107EVM-KUSB-MODEVM SW2 Settings EVM Overview FeaturesTLV320AIC3107EVM-K Block Diagram IntroductionTLV320AIC3107EVM-K Block Diagram USB-MODEVM Interface Board2 TLV320AIC3107EVM Jumpers and Switches Default Configuration and ConnectionsUSB-MODEVM SW2 Settings List of Stand-alone JumpersPower Connections TLV320AIC3107EVM-K Setup and Installation Software InstallationEVM Connections Quick Start USB-MODEM Configurations TLV320AIC3107EVM SoftwareQuick Start Tabs Quick Start Preset Configurations Quick Start Preset Configurations TabMain Software Screen With Indicators and Functions Main Software ScreenDetailed TLV320AIC3107 Block Diagram Audio Input/ADC Tab Audio Input/ADC TabBypass Paths Tab Bypass Paths TabAudio Interface Tab Audio Interface TabConfiguring the Codec Clocks and Fsref Calculation Clocks TabSetting ADC and DAC Sampling Rates Use Without PLLUse With PLL GPIO1 Tab GPIO1 TabAGC Tab AGC TabLeft AGC Settings Filters Tab Filters TabADC Filters High-Pass FilterDigital Effects Filter ADC DAC Filters De-emphasis FiltersDAC Digital Effects Filter Digital Effects Filters Shelf FiltersEQ Filters Analog Simulation FiltersPreset Filters User Filters10 DAC/Line Outputs Tab 3.6 3D EffectDAC Controls Line Output MixersHP Output Stage Configuration Tab Output Stage Configuration TabHigh Power Outputs Tab HP Outputs TabClass-D Output Tab Class-D Output TabCommand Line Interface Tab Command Line Interface TabFile Menu Analog Input/Output Connectors Appendix a EVM Connector DescriptionsAnalog Interface Connectors Table A-1. Analog Input/Output ConnectorsBlock a and Block B Digital Interface Connectors J16 and J17 Table A-2. Block a and Block B Digital Interface PinoutPower Supply Connector Pin Header, J15 Table A-3. Power Supply PinoutAppendix B TLV320AIC3107EVM Schematic TP4 Avdd DACAppendix B Figure C-1. Assembly layer Appendix C TLV320AIC3107EVM Layout ViewsFigure C-3. Layer Figure C-5. Bottom Layer Appendix D TLV320AIC3107EVM Bill of Materials Table D-1. TLV320AIC3107EVM Bill of MaterialsNot Appendix E USB-MODEVM Schematic Ti a HIGH-PERFORMANCE Analog Division Appendix F USB-MODEVM Bill of Materials Table F-1. USB-MODEVM Bill of MaterialsDesignators Description Manufacturer USB-MODEVM Protocol Table G-2. Data Packet ConfigurationAppendix G USB-MODEVM Protocol Table G-1. USB Control Endpoint Hidsetreport Request0x12 0xA0 0x02 0x05 0xAA 0x55 0x01 0xA0 0x02 0x05 Gpio Capability Table G-3. Gpio Pin AssignmentsWriting Scripts Writing Scripts Evaluation BOARD/KIT Important Notice FCC WarningImportant Notice