
| 
 | Appendix B: BIOS POST Checkpoint Codes | 
| 
 | 
 | 
| 
 | 
 | 
| Checkpoint | Code Description | 
| 54h | Shutdown was successful. The CPU is in real mode. Disabling the Gate A20 line, parity, and | 
| 
 | the NMI next. | 
| 
 | 
 | 
| 57h | The A20 address line, parity, and the NMI are disabled. Adjusting the memory size depending | 
| 
 | on relocation and shadowing next. | 
| 
 | 
 | 
| 58h | The memory size was adjusted for relocation and shadowing. Clearing the Hit <DEL> message | 
| 
 | next. | 
| 
 | 
 | 
| 59h | The Hit <DEL> message is cleared. The <WAIT...> message is displayed. Starting the DMA | 
| 
 | and interrupt controller test next. | 
| 
 | 
 | 
| 60h | The DMA page register test passed. Performing the DMA Controller 1 base register test next. | 
| 
 | 
 | 
| 62h | The DMA controller 1 base register test passed. Performing the DMA controller 2 base register | 
| 
 | test next. | 
| 
 | 
 | 
| 65h | The DMA controller 2 base register test passed. Programming DMA controllers 1 and 2 next. | 
| 
 | 
 | 
| 66h | Completed programming DMA controllers 1 and 2. Initializing the 8259 interrupt controller next. | 
| 
 | 
 | 
| 67h | Completed 8259 interrupt controller initialization. | 
| 
 | 
 | 
| 7Fh | Extended NMI source enabling is in progress. | 
| 
 | 
 | 
| 80h | The keyboard test has started. Clearing the output buffer and checking for stuck keys. Issuing | 
| 
 | the keyboard reset command next. | 
| 
 | 
 | 
| 81h | A keyboard reset error or stuck key was found. Issuing the keyboard controller interface test | 
| 
 | command next. | 
| 
 | 
 | 
| 82h | The keyboard controller interface test completed. Writing the command byte and initializing the | 
| 
 | circular buffer next. | 
| 
 | 
 | 
| 83h | The command byte was written and global data initialization has completed. Checking for a | 
| 
 | locked key next. | 
| 
 | 
 | 
| 84h | Locked key checking is over. Checking for a memory size mismatch with CMOS RAM data | 
| 
 | next. | 
| 
 | 
 | 
| 85h | The memory size check is done. Displaying a soft error and checking for a password or | 
| 
 | bypassing WINBIOS Setup next. | 
| 
 | 
 | 
| 86h | The password was checked. Performing any required programming before WINBIOS Setup | 
| 
 | next. | 
| 
 | 
 | 
| 87h | The programming before WINBIOS Setup has completed. Uncompressing the WINBIOS Setup | 
| 
 | code and executing the AMIBIOS Setup or WINBIOS Setup utility next. | 
| 
 | 
 | 
| 88h | Returned from WINBIOS Setup and cleared the screen. Performing any necessary | 
| 
 | programming after WINBIOS Setup next. | 
| 
 | 
 | 
| 89h | The programming after WINBIOS Setup has completed. Displaying the power on screen | 
| 
 | message next. | 
| 
 | 
 | 
| 8Ch | Programming the WINBIOS Setup options next. | 
| 
 | 
 | 
| 8Dh | The WINBIOS Setup options are programmed. Resetting the hard disk controller next. | 
| 
 | 
 | 
| 8Fh | The hard disk controller has been reset. Configuring the floppy drive controller next. | 
| 
 | 
 | 
| 91h | The floppy drive controller has been configured. Configuring the hard disk drive controller next. | 
| 
 | 
 | 
| 95h | Initializing the bus option ROMs from C800 next. See the last page of this chapter for additional | 
| 
 | information. | 
| 
 | 
 | 
| 96h | Initializing before passing control to the adaptor ROM at C800. | 
| 
 | 
 | 
| 97h | Initialization before the C800 adaptor ROM gains control has completed. The adaptor ROM | 
| 
 | check is next. | 
| 
 | 
 | 
| 98h | The adaptor ROM had control and has now returned control to BIOS POST. Performing any | 
| 
 | required processing after the option ROM returned control. | 
| 
 | 
 | 
| 
 | 
 |