Cypress STK17TA8 manual Software-Controlled STORE/RECALL Cycle

Page 9

STK17TA8

Software-Controlled STORE/RECALL Cycle

In the following table, the software controlled STORE and RECALL cycle parameters are listed. [12, 13]

NO.

 

 

 

 

 

Symbols

 

Parameter

 

STK17TA8-35

STK17TA8-45

Units

Notes

 

E Cont

 

G Cont

 

Alternate

 

Min

Max

 

Min

Max

 

 

 

 

 

 

 

 

 

26

tAVAV

tAVAV

 

tRC

 

STORE / RECALL Initiation Cycle

 

25

 

 

45

 

ns

13

 

 

 

 

 

 

 

 

 

 

Time

 

 

 

 

 

 

 

 

 

27

tAVEL

tAVGL

 

tAS

 

Address Set-up Time

 

0

 

 

0

 

ns

 

28

tELEH

tGLGH

 

tCW

 

Clock Pulse Width

 

20

 

 

30

 

ns

 

29

tEHAX

tGHAX

 

 

 

Address Hold Time

 

1

 

 

1

 

ns

 

30

tRECALL

tRECALL

 

 

 

RECALL Duration

 

 

 

100

 

 

100

μs

 

 

 

 

 

 

 

 

Figure 10. Software STORE/RECALL Cycle:

 

CONTROLLED[13]

 

 

 

 

 

 

 

 

 

 

E

 

 

 

 

 

 

 

 

 

 

 

 

26

26

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

27

28

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

29

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

23

30

 

 

 

Figure 11. Software STORE/RECALL Cycle: G Controlled[13]

26

26

2728

23 30

29

Notes

12.The software sequence is clocked on the falling edge of E controlled READs or G controlled READs

13.The six consecutive addresses must be read in the order listed in the Software STORE/RECALL Mode Selection Table W must be high during all six consecutive cycles.

Document #: 001-52039 Rev. **

Page 9 of 23

[+] Feedback

Image 9
Contents Logic Block Diagram FeaturesDescription Cypress Semiconductor Corporation 198 Champion CourtPin Descriptions PinoutsRF SSOP-48 Package Thermal Characteristics DC Electrical CharacteristicsSymbol Parameter Commercial Industrial Units Min Absolute Maximum RatingsSymbol Parameter Max Units Conditions Symbol Parameter Commercial Industrial Units Min MaxAC Test Conditions CapacitanceRTC DC Characteristics Sram Read Cycles #1 and #2 Symbols Parameter STK17TA8-25 STK17TA8-45 Units Alt Min MaxSram Write Cycles #1 and #2 AutoStore/Power Up Recall Symbols ParameterUnits Standard Alternate Min Max Software-Controlled STORE/RECALL Cycle Hardware Store to Sram Disabled Soft Sequence CommandsHardware Store Cycle Hardware Store Pulse WidthA16-A0 Mode Power Mode SelectionNvSRAM Operation Hardware Recall POWER-UPHardware Store HSB Operation AutoStore OperationSoftware Recall Low Average Active PowerData Protection Noise ConsiderationsRTC Operations Alarm Watchdog TimerPower Monitor Calibrating The ClockInterrupts Flags RegisterInterrupt Register Register BCD Format Data Function / Range RTC RegisterRegister Map Detail 0x1FFF4 Alarm Hours 0x1FFF5 Alarm Day0x1FFF7 0x1FFF6 Interrupt0x1FFF1 Real Time Clock Centuries 10s Centuries 0x1FFF2 Alarm Seconds0x1FFF0 Flags WDF Oscf CALOrdering Codes Ordering Information51-85061 *C Document # 001-52039 Rev Package DiagramsSales, Solutions, and Legal Information Worldwide Sales and Design Support Products PSoC SolutionsDocument History