Cypress CY7C1329H manual Interleaved Burst Address Table Mode = Floating or VDD

Page 5

CY7C1329H

Interleaved Burst Address Table (MODE = Floating or VDD)

First	Second	Third	Fourth
Address	Address	Address	Address
A1, A0	A1, A0	A1, A0	A1, A0
00	01	10	11

01	00	11	10

10	11	00	01

11	10	01	00

ZZ Mode Electrical Characteristics

Linear Burst Address Table (MODE = GND)

First	Second	Third	Fourth
Address	Address	Address	Address
A1, A0	A1, A0	A1, A0	A1, A0
00	01	10	11

01	10	11	00

10	11	00	01

11	00	01	10

Parameter	Description	Test Conditions	Min.	Max.	Unit
IDDZZ	Sleep mode standby current	ZZ > VDD – 0.2V		40	mA
tZZS	Device operation to ZZ	ZZ > VDD – 0.2V		2tCYC	ns
tZZREC	ZZ recovery time	ZZ < 0.2V	2tCYC		ns
tZZI	ZZ Active to sleep current	This parameter is sampled		2tCYC	ns
tRZZI	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns

Document #: 38-05673 Rev. *B

Page 5 of 16

[+] Feedback

Image 5

Contents Cypress Semiconductor Corporation FeaturesLogic Block Diagram Selection Guide Pin ConfigurationCY7C1329H 166 MHz 133 MHz UnitPin Definitions Burst Sequences Functional OverviewFirst Second Third Fourth Address A1, A0 Interleaved Burst Address Table Mode = Floating or VDDFunction Truth Table for Read/Write 2Next Cycle Add. Used CY7C1329H Maximum Ratings Electrical Characteristics Over the Operating Range8Operating Range Ambient RangeAC Test Loads and Waveforms Capacitance10Thermal Resistance Switching Characteristics Over the Operating Range 11 Read Cycle Timing17 Switching WaveformsWrite Cycle Timing17 CLZ Read/Write Cycle Timing17, 19DON’T Care ZZ Mode Timing21Pin Tqfp 14 x 20 x 1.4 mm Package DiagramOrdering Information Document History Issue Date Orig. Description of Change