Cypress CY7C1520AV18, CY7C1527AV18 Switching Waveforms, Nop, NOP Write Read, Care Undefined

Page 25

CY7C1516AV18, CY7C1527AV18

CY7C1518AV18, CY7C1520AV18

Switching Waveforms

Figure 5. Read/Write/Deselect Sequence [27, 28, 29]

NOP		READ	READ
1		2	3
K
tKH	tKL	tCYC	tKHKH
K
LD	tSC
	tSC	tHC

R/W

NOP	NOP	WRITE	WRITE	READ
4	5	6	7	8	9	10

tSA tHA

tKHCH tCLZ tCO

tHD

tSD

Q00 Q01 Q10	Q11
tCQDOH
tDOH	tCHZ
tCQD

tHD

tSD

D21

D30

D31

Q41

t KHCH

tKH tKL	tCYC	tKHKH

tCQOH

tCCQO

tCQOH

CQ#

tCCQO	tCQH	tCQHCQH

CARE

UNDEFINED

Notes

27.Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0 + 1.

28.Outputs are disabled (High-Z) one clock cycle after a NOP.

29.In this example, if address A4 = A3, then data Q40 = D30 and Q41 = D31. Write data is forwarded immediately as read results. This note applies to the whole diagram.

Document Number: 001-06982 Rev. *D

Page 25 of 30

[+] Feedback

Image 25

Contents Configurations FeaturesFunctional Description Selection GuideLogic Block Diagram CY7C1527AV18 Logic Block Diagram CY7C1516AV18Doff CLKLogic Block Diagram CY7C1520AV18 Logic Block Diagram CY7C1518AV18BWS Ball Fbga 15 x 17 x 1.4 mm Pinout Pin ConfigurationCY7C1516AV18 8M x CY7C1527AV18 8M xCY7C1520AV18 2M x CY7C1518AV18 4M xPin Name Pin Description Pin DefinitionsSynchronous Read or Write input. When Power Supply Inputs for the Outputs of the Device Power supply Inputs to the Core of the DeviceTDO for Jtag TCK Pin for JtagFunctional Overview Single Clock ModeDDR Operation Depth Expansion Application ExampleProgrammable Impedance Echo ClocksOperation Write Cycle DescriptionsFirst Address External Second Address Internal BWS0/ BWS1 NWS0 NWS1BWS0 BWS1 BWS2 BWS3 BWS0Ieee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram TAP Electrical Characteristics TAP Controller Block DiagramTDI TCKTAP Timing and Test Conditions TAP AC Switching CharacteristicsScan Register Sizes Identification Register DefinitionsInstruction Codes Register Name Bit SizeBit # Bump ID Boundary Scan OrderPower Up Sequence Power Up Sequence in DDR-II SramDLL Constraints DC Electrical Characteristics Electrical CharacteristicsMaximum Ratings AC Electrical Characteristics Thermal Resistance CapacitanceParameter Description Test Conditions Max Unit Parameter Description Test Conditions Fbga UnitSwitching Characteristics DLL Timing Static to DLL ResetNOP Switching WaveformsRead NOP Write ReadOrdering Information 250 167 Ball Fbga 15 x 17 x 1.4 mm Package DiagramWorldwide Sales and Design Support Products PSoC Solutions Sales, Solutions, and Legal InformationREV ECN no Submission ORIG. Description of Change Date