Cypress CY7C1520AV18 Identification Register Definitions, Scan Register Sizes, Instruction Codes

Page 17

CY7C1516AV18, CY7C1527AV18

CY7C1518AV18, CY7C1520AV18

Identification Register Definitions

Instruction Field

Value

CY7C1516AV18

CY7C1527AV18

CY7C1518AV18

CY7C1520AV18

Description

Revision Number	000	000	000	000	Version number.
(31:29)

Cypress Device ID	11010100010000100	11010100010001100	11010100010010100	11010100010100100	Defines the type of
(28:12)					SRAM.
Cypress JEDEC ID	00000110100	00000110100	00000110100	00000110100	Allows unique
(11:1)					identification of
					SRAM vendor.
ID Register	1	1	1	1	Indicates the
Presence (0)					presence of an ID
					register.

Scan Register Sizes

Register Name

Bit Size

Instruction

Bypass

ID

Boundary Scan

3

1

32

109

Instruction Codes

Instruction

Code

Description

EXTEST	000	Captures the input and output ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO.
		This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the input and output contents. Places the boundary scan register between TDI and
		TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.

SAMPLE/PRELOAD	100	Captures the input and output ring contents. Places the boundary scan register between TDI
		and TDO. Does not affect the SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.

RESERVED	110	Do Not Use: This instruction is reserved for future use.

BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM
		operation.

Document Number: 001-06982 Rev. *D

Page 17 of 30

[+] Feedback

Image 17

Contents Configurations FeaturesFunctional Description Selection GuideLogic Block Diagram CY7C1527AV18 Logic Block Diagram CY7C1516AV18Doff CLKBWS Logic Block Diagram CY7C1518AV18Logic Block Diagram CY7C1520AV18 Ball Fbga 15 x 17 x 1.4 mm Pinout Pin ConfigurationCY7C1516AV18 8M x CY7C1527AV18 8M xCY7C1520AV18 2M x CY7C1518AV18 4M xSynchronous Read or Write input. When Pin DefinitionsPin Name Pin Description Power Supply Inputs for the Outputs of the Device Power supply Inputs to the Core of the DeviceTDO for Jtag TCK Pin for JtagDDR Operation Single Clock ModeFunctional Overview Depth Expansion Application ExampleProgrammable Impedance Echo ClocksOperation Write Cycle DescriptionsFirst Address External Second Address Internal BWS0/ BWS1 NWS0 NWS1BWS0 BWS1 BWS2 BWS3 BWS0Ieee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram TAP Electrical Characteristics TAP Controller Block DiagramTDI TCKTAP Timing and Test Conditions TAP AC Switching CharacteristicsScan Register Sizes Identification Register DefinitionsInstruction Codes Register Name Bit SizeBit # Bump ID Boundary Scan OrderDLL Constraints Power Up Sequence in DDR-II SramPower Up Sequence Maximum Ratings Electrical CharacteristicsDC Electrical Characteristics AC Electrical Characteristics Thermal Resistance CapacitanceParameter Description Test Conditions Max Unit Parameter Description Test Conditions Fbga UnitSwitching Characteristics DLL Timing Static to DLL ResetNOP Switching WaveformsRead NOP Write ReadOrdering Information 250 167 Ball Fbga 15 x 17 x 1.4 mm Package DiagramREV ECN no Submission ORIG. Description of Change Date Sales, Solutions, and Legal InformationWorldwide Sales and Design Support Products PSoC Solutions