Cypress CY7C1346H manual Switching Waveforms, Read Cycle Timing17

Page 11

CY7C1346H

Switching Waveforms

tCYC

CLK

tCH

tADS tADH

tAS tAH

tCL

tADS tADH

ADDRESS

GW, BWE,

BW[A:D]

tCES tCEH

Note:

17. On this diagram, when CE is LOW, CE1 is LOW, CE2 is HIGH and CE3 is LOW. When CE is HIGH, CE1 is HIGH or CE2 is LOW or CE3 is HIGH.

Document #: 38-05672 Rev. *B

Page 11 of 16

[+] Feedback

Image 11

Contents Cypress Semiconductor Corporation FeaturesLogic Block Diagram 166 MHz Unit Pin ConfigurationSelection Guide CY7C1346HByte Write Select Inputs, active LOW . Qualified with Power supply inputs to the core of the devicePin Definitions Name DescriptionFunctional Overview Burst Sequences Interleaved Burst Address Table Mode = Floating or VDDLinear Burst Address Table Mode = GND ZZ Mode Electrical CharacteristicsAdsp Adsc ADV Write CLK Next Cycle Add. UsedFunction Truth Table for Read/Write2Ambient Range Maximum RatingsOperating Range AC Test Loads and Waveforms Capacitance10Thermal Resistance10 Switching Characteristics Over the Operating Range 11 Read Cycle Timing17 Switching WaveformsADV Write Cycle Timing17CLZ Read/Write Cycle Timing17, 19DON’T Care ZZ Mode Timing 21Pin Tqfp 14 x 20 x 1.4 mm Package DiagramsOrdering Information RXU Issue Date Orig. Description of ChangeDocument History PCI