![](/images/new-backgrounds/1268307/26830765x1.webp)
BIOS
3.5 Advanced Chipset Features
CAS Latency Time
It allows CAS latency time in HCLKs as 2 or 2.5. The system board designer VKRXOGVHWWKHY OXHVLQWKLV¿HOGGHSHQGLQJRQWKH'5$0LQVW OOHG'R QRWFK QJHWKHY OXHVLQWKLV¿HOGXQOHVV\RXFK QJHVSHFL¿F WLRQVRIWKH installed DRAM or CPU.
Setting: 2.5 (Default), 2.
Interleave Select
It allows you to Use the Interleave Select option to specify how the cache memory is interleaved.
Setting: LOI (Default), HOI.
XOR BA0
Setting: Disabled (Default), Enabled.
XOR BA1
Setting: Disabled (Default), Enabled.
- 30 -