Diamond Systems LX800 PC/104 user manual $Xwr&Rq¿Jxu WlrqW Oh

Page 52

BIOS

47h

Initialize EISA slot

48h

Reserved

49h

Calculate total memory by testing the last double last word of each

64K page; Program writes allocation for AMD K5 CPU

4Ah

Reserved

4Bh

Reserved

4Ch

Reserved

4Dh

Reserved

 

Program MTRR of M1 CPU; initialize L2 cache for P6 class CPU &

4Eh

program cacheable range; Initialize the APIC for P6 class CPU; On

MP platform, adjust the cacheable range to smaller one in case the

 

cacheable ranges between each CPU are not identical

4Fh

Reserved

50h

Initialize USB

51h

Reserved

52h

Test all memory (clear all extended memory to 0)

53h

Reserved

54h

Reserved

55h

Display number of processors (multi-processor platform)

56h

Reserved

57h

Display PnP logo; Early ISA PnP initialization and assign CSN to

every ISA PnP device

58h

Reserved

59h

Initialize the combined Trend Anti-Virus code

5Ah

Reserved

5Bh

Show message for entering AWDFLASH.EXE from FDD (optional

feature)

5Ch

Reserved

5Dh

Initialize Init_Onboard_Super_IO switch; Initialize Init_Onboard_

AUDIO switch

5Eh

Reserved

5Fh

Reserved

60h

Okay to enter Setup utility

61h

Reserved

62h

Reserved

63h

Reserved

64h

Reserved

65h

Initialize PS/2 mouse

66h

Reserved

67h

Prepare memory size information for function call: INT 15h ax=E820h

68h

Reserved

69h

Turn on L2 cache

6Ah

Reserved

6Bh

Program chipset registers according to items described in Setup &

$XWR&RQ¿JXU WLRQW OH

6Ch

Reserved

6Dh

Assign resources to all ISA PnP devices; Auto assign ports to onboard

COM ports if the corresponding item in Setup is set to “AUTO”

6Eh

Reserved

6Fh

,QLWL OL]HÀRSS\FRQWUROOHU6HWXSÀRSS\UHO WHG¿HOGVLQ K UGZ UH

- 49 -

Image 52
Contents Rhodeus-LC Table of Contents Appendix Introduction Copyright Notice About User’s ManualReplacing the lithium battery Technical SupportWarranty Packing List Ordering InformationBios  6S L¿ WlrqBoard Dimensions Introduction Unitmm Installation Block Diagrams AMD Geode LX800 CPU 500MHzJumpers and Connectors Jumper / Connector Quick Reference Jumpers ConnectorsKBM1 Keyboard & Mouse Connector IDE1 44 pins IDE Connector Connector type PC104 Press FIT 2x20P connector Select IR1 Infrared Connector Pin Mode Strobe AFD PTD0 Error PTD1 Init PTD2 Slin PTD3 GND PTD4 PTD5 COM1/ COM2 Serial Port Connector 17 PDD3 GND PDD4 PDD11 PDD5 PDD12 PDD6 PDD13 PDD7 PDD14 Driver Path Bios Bios Introduction Bios SetupDate Standard Cmos FeaturesTime Drive a / Drive B IDE Primary HDDs / IDE Secondary HDDsVideo Halt On Advanced Bios Features Quick Power On Self TestFirst/ Second Boot Device Boot Other DeviceSecurity Option Boot Up NumLock StatusCyrix 6x86/MII Cpuid CAS Latency Time Advanced Chipset FeaturesInterleave Select XOR Bit Select Video Memory SizeOutput display Memory Hole At 15M-16MIntegrated Peripherals OnChip IDE Devicev On-Chip IDE ChannelIDE DMA Transfer Access IDE HDD Block ModeIDE Primary Master/Slave PIO IDE Primary Master/Slave UdmaUart Mode Select IR Transmission DelaySuperIO Device Onboard FDC Controller Serial/ Onboard Parallel PortUR2 Duplex Mode Use IR PinsParallel Port Mode EPP Mode SelectDecode I/O Space 0/ 1/ 2/ 3/ 4 IT8888 ISA Decode IODecode I/O Speed 0/ 1/ 2/ 3/ 4 Decode I/O Address 0/ 1/ 2/ 3/ 4/ 5 Decode I/O Size 0/ 1/ 2/ 3/ 4IT8888 ISA Decode Memory Decode Memory Space 0/ 1/ 2Onboard Lan Boot ROM Decode Memory Speed 0/ 1/ 2Decode Memory Addr / 1/ 2/ 3 Decode Memory Size 0/ 1/ 2 3133&,&RQ¿JXU Wlrqv PNP OS InstalledResources Controlled By Memory Resources IRQ ResourcesPCI/VGA Palette Snoop PC Health Status Load Optimized Defaults Set Password Save & Exit Setup Exit Without Saving Bios Beep Sound code list Bios memory mappingAward Bios Post Codes QNRXWVFUHHQ&OH U&026HUURUÀ JBios $XWR&RQ¿JXU WLRQW OH 94h Appendix I/O Port Address Map Address Device DescriptionInterrupt Request Lines IRQ DMA MapMemory Address Map NIC