![](/images/new-backgrounds/1149501/14950157x1.webp)
6.0 UPS Monitoring
6.4 Computer interface port
The computer interface port is diagramed below for your reference. Those with technical abilities wishing to use this port in a special application should be aware of the following limitations and capabilities of the interface.
■Outputs at pins 3, 5 and 6 are actually open collector outputs which must be pulled up to a common referenced supply no greater than +40 Vdc. The transistors are capable of a maximum
■The output at Pin 2 will generate a LO to HI
■The UPS will shut down when a HI
1. The UPS responds to this signal, following a delay, only during mains failures (load is operating from the UPS’s internal power source).
■An unregulated +24 Vdc appears at Pin 8 of the interface port whenever the UPS is powered. The supply is limited to 40 mAdc maximum.
Page 27