Page: 27
Service Guide ML520/521
Chapter 2 Principles of Operation
2.1.03 Parallel Interface Control
The parallel data input from the host to the interface LSI is latched to the internal register at the falling edge of the
The LSI sets the
When the data processing is complete, the
Copyright 1997, Okidata, Division of OKI America, Inc. All rights reserved. See the OKIDATA Business Partner Exchange (BPX) for any updates to this material. (http://bpx.okidata.com)