C.2.1 Register Format
Table C.1: Register Offset Address Table
|
|
|
|
|
|
|
|
|
|
|
|
| |||||
Base |
|
|
|
|
|
|
|
|
|
|
| ||||||
Address + |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | ||
HEX |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
00h | W | Counter 0 Mode Register |
|
|
|
|
|
|
|
|
|
|
| ||||
|
| CM | CM | CM1 | CM1 | CM1 | CM1 | CM | CM | CM | CM | CM | CM | CM | CM | CM | CM |
|
| 15 | 14 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| R | N/A |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
02h | W | Counter 0 Load Register |
|
|
|
|
|
|
|
|
|
|
| ||||
|
| CL | CL1 | CL13 | CL12 | CL11 | CL10 | CL9 | CL8 | CL | CL | CL | CL | CL | CL | CL | CL |
|
| 15 | 14 |
|
|
|
|
|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| R | N/A |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
04h | W | Counter 0 Hold Register |
|
|
|
|
|
|
|
|
|
|
| ||||
|
| CH | CH1 | CH1 | CH1 | CH1 | CH1 | CH | CH | CH | CH | CH | CH | CH | CH | CH | CH |
|
| 15 | 14 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| R | N/A |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
06h | W | Counter 0 Command Register |
|
|
|
|
|
|
|
|
|
| |||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| C2 | C1 | C0 |
| R | N/A |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
08h | W | Counter 1 Mode Register |
|
|
|
|
|
|
|
|
|
|
| ||||
|
| CM | CM | CM1 | CM1 | CM1 | CM1 | CM | CM | CM | CM | CM | CM | CM | CM | CM | CM |
|
| 15 | 14 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| R | N/A |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
A0h | W | Counter 1 Load Register |
|
|
|
|
|
|
|
|
|
|
| ||||
|
| CL | CL1 | CL13 | CL12 | CL11 | CL10 | CL9 | CL8 | CL | CL | CL | CL | CL | CL | CL | CL |
|
| 15 | 14 |
|
|
|
|
|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| R | N/A |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
C0h | W | Counter 1 Hold Register |
|
|
|
|
|
|
|
|
|
|
| ||||
|
| CH | CH1 | CH1 | CH1 | CH1 | CH1 | CH | CH | CH | CH | CH | CH | CH | CH | CH | CH |
|
| 15 | 14 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| R | N/A |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
E0h | W | Counter 1 Command Register |
|
|
|
|
|
|
|
|
|
| |||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| C2 | C1 | C0 |
| R | N/A |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
20h | W | Counter Command Enable Register |
|
|
|
|
|
|
|
|
| ||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| CE | CE |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| 1 | 0 |
| R | N/A |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
33 | AppendixC |