Appendix D Waveform of Each Mode
D.1 Counter Mode Descriptions
Counter Mode register bits
The figures assume counting on rising source edges. These modes (which automatically disarm the counter) (CM4 = 0) are shown with the WR pulse entering the required ARM command. For modes that count repeti- tively (CM4 = 1) the ARM command is omitted. Both a TC output wave- form and a TC Toggled output waveform are shown for each mode.
The symbols L and H are used to represent count values equal to the Load and Hold register contents, respectively. The symbols K and N rep- resent arbitrary count values. For each mode, the required bit pattern in the Counter Mode register is shown; "don't care" bits are marked "X". These figures are designed to clarify the mode descriptions.
To keep the following mode descriptions concise and to the point, the phrase "source edges" is used to refer to
As is fully explained in the TC section of the document, for these modes the counter is actually stopped or disarmed following the
44 |