Advantech PCM-3780 manual Appendix D Waveform of Each Mode, Counter Mode Descriptions

Page 52

Appendix D Waveform of Each Mode

D.1 Counter Mode Descriptions

Counter Mode register bits CM15-CM12 and CM6-CM4 select the oper- ating mode for each counter (see Table D-1). To simplify references to a particular mode, each mode is assigned a letter from A through X. Repre- sentative waveforms for the counter modes are illustrated in Figure A through X (because the letter suffix in the figure number is keyed to the mode, Figures M, N, P, Q, V, and W do not exist).

The figures assume counting on rising source edges. These modes (which automatically disarm the counter) (CM4 = 0) are shown with the WR pulse entering the required ARM command. For modes that count repeti- tively (CM4 = 1) the ARM command is omitted. Both a TC output wave- form and a TC Toggled output waveform are shown for each mode.

The symbols L and H are used to represent count values equal to the Load and Hold register contents, respectively. The symbols K and N rep- resent arbitrary count values. For each mode, the required bit pattern in the Counter Mode register is shown; "don't care" bits are marked "X". These figures are designed to clarify the mode descriptions.

To keep the following mode descriptions concise and to the point, the phrase "source edges" is used to refer to active-going source edges only, not to inactive-going edges. Similarly, the phrase "gate edges" refers only to active-going gate edges. Also, again to avoid verbosity and euphuism, the descriptions of some modes state that a counter is stopped or disarmed "on a TC, inhibiting further counting."

As is fully explained in the TC section of the document, for these modes the counter is actually stopped or disarmed following the active-going source edge, which drives the counter out of TC. In other words, since a counter in the TC state always counts, irrespective of its gating of arming status, the stopping or disarming of the count sequence is delayed until TC is terminated.

PCM-3780 User Manual

44

Image 52
Contents Ch Counter/Timer with Ch TTL DIO Module PCM-3780Copyright Acknowledgements Two Years Product Warranty CE Notification FCC Class a Technical Support and Assistance Packing List Page Contents Appendix Specifications Introduction Features PCM-3780 Counter Mode Counter ModesPCM-3780 Counter Mode Installation Guide ApplicationsInstallation Flow Chart Software Overview Device Drivers on the companion CD-ROMDevice Drivers Register-level ProgrammingDevice Drivers Programming Roadmap Programming ToolsTroubleshooting Device Drivers Error Programming with Device Drivers Function LibraryWiring Cables AccessoriesWiring Boards Hardware Installation Unpacking Driver Installation Companion CD-ROMDifferent Options for Driver Setup Hardware Installation Installing the ModulePage Pin Assignments & Jumper Settings Signal Connections OverviewSwitch and Jumper Settings Interrupt Level IRQ Setting JP1Base Address Setting SW1 Base Address SettingCN3 I/O Port Connector Connectors Pin AssignmentCN4 Counter Interface Connector Connector Signal Description Reference Direction DescriptionUsing Direct I/O Using Advantech 32-bit DLL DriverPeriod Measurement Frequency Measurement Frequency MeasurementSpecifications Programmable Counter Digital Input/OutputGeneral Page Block Diagram Appendix B Block Diagram Register Structure & Format Appendix C Register Structure & Format I/O Port Address MapRegister Format Table C.1 Register Offset Address TableCE CE Counter 0/1 Mode Register CM2 Output Enable ControlCM1 to CM0 Output Control CM6 to CM3 Count Control CM6CM7 Count Source Edge CM13 to CM12 Gate Source SelectionCM14 Gating Polarity Selection CM15 Gate Active Edge or LevelCounter 0/1 Load Register Counter 0/1 Hold RegisterCounter 0/1 Command Register Counter Command Enable RegisterC2 to C0 Command Code CE1 to CE0 Counter Command Enable BitInterrupt Control Register Interrupt Status RegisterInterrupt Clear Register Direction Control RegisterPort A/B/C Interrupt Status Register O Direction Control BitFout Register DV3 to DV0 Fout Divider Divide by 1 to 16 0000 = Divide byFOE Fout Output Enable FS2 to FS0 Fout SourceWaveform of Each Mode Appendix D Waveform of Each Mode Counter Mode DescriptionsTable D.1 PCM-3780 Counter Mode Table D.2 PCM-3780 Counter Mode Mode a Waveforms Software-Triggered Strobe with No Hardware GatingMode B Waveforms Software-Triggered Strobe with Level GatingMode C Waveforms Hardware-Triggered StrobeMode D Waveforms Rate Generator with No Hardware GatingMode E Waveforms Rate Generator with Level GatingMode F Waveforms Non-Retriggerable One-ShotMode G Waveforms Software-Triggered Delayed Pulse One-ShotMode H Waveforms Mode I Waveforms Hardware-Triggered Delayed Pulse StrobeMode J Waveforms Variable Duty Cycle Rate Generator with No Hardware GatingMode K Waveforms Variable Duty Cycle Rate Generator with Level GatingMode L Waveforms Hardware-Triggered Delayed Pulse One-ShotMode O Waveforms Hardware-Triggered Strobe with Edge DisarmMode R Waveforms Non-Retriggerbale One-Shot with Edge DisarmMode U Waveforms Hardware-Triggered Delayed Pulse Strobe with Edge DisarmMode X Waveforms Hardware-Triggered Delayed Pulse One-Shot with Edge Disarm