Transcend Information CF 266X dimensions TS2G~8GCF266

Page 30

TS2G~8GCF266

266X CompactFlash Card

Notes: 1) The parameters tUI, tMLI : (Ultra DMA Data-In Burst Device Termination Timing and Ultra DMA Data-In Burst Host Termination Timing), and tLI indicate sender-to-recipient or recipient-to-sender interlocks, i.e., one agent (either sender or recipient) is waiting for the other agent to respond with a signal before proceeding. tUI is an unlimited interlock that has no maximum time value. tMLI is a limited time-out that has a defined minimum. tLI is a limited time-out that has a defined maximum.

2)80-conductor cabling shall be required in order to meet setup (tDS, tCS) and hold (tDH, tCH) times in modes greater than 2.

3)Timing for tDVS, tDVH, tCVS and tCVH shall be met for lumped capacitive loads of 15 and 40 pF at the connector where the Data and STROBE signals have the same capacitive load value. Due to reflections on the cable, these timing measurements are not valid in a normally functioning system. 4)For all modes the parameter tZIORDY may be greater than tENV due to the fact that the host has a pull-up on IORDY- giving it a known state when released.

5)The parameters tDS, and tDH for mode 5 are defined for a recipient at the end of the cable only in a configuration with a single device located at the end of the cable. This could result in the minimum values for tDS and tDH for mode 5 at the middle connector being 3.0 and 3.9 ns respectively.

Notes: 1) All timing measurement switching points(low to high and high to low) shall be taken at 1.5 V.

2)The correct data value shall be captured by the recipient given input data with a slew rate of 0.4 V/ns rising and falling and the input STROBE with a slew rate of 0.4 V/ns rising and falling at tDSIC and tDHIC timing (as measured through 1.5 V).

3)The parameters tDVSIC and tDVHIC shall be met for lumped capacitive loads of 15 and 40 pF at the IC where all signals have the same capacitive load value. Noise that may couple onto the output signals from external sources has not been included in these values.

Transcend Information Inc.

30

Image 30

Contents 266X CompactFlash Card Placement FeaturesDimensions DescriptionTranscend Block Diagram Pin Assignments and Pin Type TS2G~8GCF266 Signal Description TS2G~8GCF266 TS2G~8GCF266 TS2G~8GCF266 TS2G~8GCF266 Electrical Specification „ Output Drive Type „ Output Drive Characteristics „ Signal Interface „ Additional Requirements for CF Advanced Timing Modes ¾ Series termination required for Ultra DMA operation 266X CompactFlash Card„ Ultra DMA Electrical Requirements Table Typical Series Termination for Ultra DMA¾ Ultra DMA Mode Cabling Requirement „ Attribute Memory Read Timing Specification TS2G~8GCF266 „ Common Memory Read Timing Specification „ Common Memory Write Timing Specification „ I/O Input Read Timing Specification TS2G~8GCF266 „ I/O Output Write Timing Specification TS2G~8GCF266 „ True IDE PIO Mode Read/Write Timing Specification TS2G~8GCF266 „ True IDE Ultra DMA Mode Read/Write Timing Specification Table Ultra DMA Data Burst Timing266X CompactFlash Card TS2G~8GCF266 TS2G~8GCF266 TS2G~8GCF266 Card Configuration „ Single Function CF+ Cards„ Multiple Function CF+ Cards TS2G~8GCF266 „ Attribute Memory Function Attribute Memory FunctionTS2G~8GCF266 TS2G~8GCF266 „ Pin Replacement Register Base + 04h in Attribute Memory „ Socket and Copy Register Base + 06h in Attribute Memory Table Pcmcia Mode I/O Function Transfer FunctionCommon Memory Transfer Function Table Common Memory FunctionTrue IDE Mode I/O Transfer Function Metaformat Overview CF-ATA Drive Register Set Definition and Protocol „ I/O Primary and Secondary Address Configurations Table Primary and Secondary I/O Decoding„ Contiguous I/O Mapped Addressing Table Contiguous I/O Decoding„ True IDE Mode Addressing „ Memory Mapped Addressing„ CF-ATA Registers ¾ Data Register Address 1F0h170hOffset 0,8,9¾ Cylinder High LBA 23-16 Register Address 1F5h175h Offset ¾ Sector Count Register Address 1F2h172h Offset¾ Sector Number LBA 7-0 Register Address 1F3h173h Offset ¾ Drive/Head LBA 27-24 Register Address 1F6h176h OffsetTS2G~8GCF266 ¾ Device Control Register Address 3F6h376h Offset Eh ¾ Card Drive Address Register Address 3F7h377h Offset Fh CF-ATA Command Set „ Check Power Mode 98h or E5h „ Execute Drive Diagnostic 90h „ Erase Sectors C0h„ Flush Cache E7h „ Format Track 50h„ Identify Device Ech 266X CompactFlash Card ¾ Word 0 General Configuration ¾ Word 6 Default Number of Sectors per Track ¾ Word 1 Default Number of Cylinders¾ Word 3 Default Number of Heads ¾ Word 49 Capabilities Bit 13 Standby Timer¾ Translation Parameters Valid ¾ Multiple Sector Setting¾ Total Sectors Addressable in LBA Mode ¾ Current Number of Cylinders, Heads, Sectors/Track¾ Recommended Multiword DMA transfer cycle time ¾ Words 82-84 Features/command sets supported¾ Word 65 Minimum Multiword DMA transfer cycle time ¾ Word 68 Minimum PIO transfer cycle time with Iordy¾ Words 85-87 Features/command sets enabled ¾ Word 88 Ultra DMA Modes Supported and Selected ¾ Word 89 Time required for Security erase unit completion¾ Word 128 Security Status Bit 8 Security Level ¾ Word 91 Advanced power management level value¾ Word 160 Power Requirement Description Additional Requirements for CF Advanced Timing ModesTS2G~8GCF266 „ Idle 97h or E3h „ Idle Immediate 95h or E1h „ Initialize Drive Parameters 91h„ NOP 00h „ Read Buffer E4h „ Read DMA C8h „ Read Long Sector 22h or 23hTS2G~8GCF266 „ Recalibrate 1Xh „ Request Sense 03h „ Seek 7Xh „ Set Features EFh Feature Supported 266X CompactFlash Card „ Standby Immediate 94h or E0h „ Translate Sector 87h Translate Sector Information„ Wear Level F5h „ Write Buffer E8h „ Write DMA CAh TS2G~8GCF266 TS2G~8GCF266 „ Error Posting TS2G~8GCF266