AOC P/N : 41A50-144 State 0 Power Off, State 1 Power On, State 2 Panel Drive Enabled

Page 58

2.6.2.1 State 0 (Power Off)

The Pbias signal and Ppower signal are low (inactive). The panel controls and data are forced low. This is the final state in the power down sequence. PM is kept in state 0 until the panel is enabled.

2.6.2.2 State 1 (Power On)

Intermediate step 1. The Ppower is high (active), the Pbias is low (inactive), and the panel interface is forced low (inactive).

2.6.2.3 State 2 (Panel Drive Enabled)

Intermediate step 2. The Ppower is high (active), the Pbias is low (inactive), and the panel interface is active.

2.6.2.4 State 3 (Panel Fully Active)

This is the final step in the power up sequence, with Ppower and Pbias high (active), and the panel interface active. PM is kept in this state until the internal TFT_Enable signal controlled by Panel Control register is disabled. The panel can be disabled through either an API call under program control or automatically by the gmZAN1 to prevent damage to the panel.

Figure 9. Panel Power Sequence

TFT_EN Bit

t1

 

 

 

 

 

(register bit)

 

 

 

 

 

PPWR Output

 

 

 

 

t4

 

 

 

 

 

 

 

t6

Data/Controls Signals

t2

 

 

 

 

 

 

 

 

 

t5

 

PBias Output

 

 

t3

 

 

 

 

<State0>

<State1>

<State2>

<State3>

<State2>

<State1> <State0>

In Figure 9 above, t2=t6 and t3=t5. t1,t2,t3 and t4 are independently programmable from one to eight steps in length. The length of each step is in the range of 511 * X* (TCLKi cycle) or (TCLKi cycle) * 32193 *X, where X is any positive integer value equal to or less than 256. TCLKi is the reference clock to the gmZAN1 chip, and ranges from 14.318 MHz to 50 MHz in frequency. This programmability provides enough flexibility to meet a wide range of power sequencing requirements by various panels.

57

Page 57 Page 59
Image 58
Page 57 Page 59
Contents
Spectrum Series SEP Table of Contents General specifications Specifications for LCD MonitorLCD-PANEL LCD Monitor Description Monitor Block DiagramInterface Connectors AC-IN AdapterOperating Precautions Precautions and NoticesAssembly Precaution Storage PrecautionsOperating Instructions PIN no Description REDAdjustment Conditions and Precautions AdjustmentAdjustment Method Adjust 6500 color-temperature Front Panel Control Knobs Input not Support CIRCUIT-DESCRIPTIONOSD-INDEX Explanation CHI-MEI Panel M170E1SIMPLE-INTRODUCTION about LM700 chipset MODULE-TPYE ComponentPanel SET factory mode flag Power-On Subrotine ChartSoftware Flow Chart Clear factory mode flagII. Main Subrotine Loop Interface-Board Trouble-Shooting chart No Screen AppearU200-DATA Output PANEL-POWER CircuitMainboard Check Oscillator Block as above Keyboard Block check POWER-BLOCK check END There is an interferences in DOS Mode Panel Luminance WAS DownInverter -MODULE Spec &Trouble Shooting Chart CorporationFunction Load Circuit M P O C O R P O R a T I O N Trouble Shooting of CHI-MEI Inverter DIVTL0037-D42 Part List Part Part Number QTY Description Supplier Remark Name Trouble Shooting Hight Voltage Protection Enbale Abnormality Transformer Abnormality Part number 80AL17-1-CH Black, 80AL17-2-CH White Check U101 PIN4NO Freq ~70KHZPage IV. Adapter BOM List Part no AL15-2-LI Reference Part Quantity Cat.NOPCB PCB for CH-1205 Revd PCS For Front Heatsink AUDIO-MODULE Trouble shooting chart No Voice OutputAudio BOM II. Sound DistortionGMZAN1 PIN # Pin DescriptionAnalog-to-Digital Converter Name DescriptionHost Interface HIF / External On-Screen Display Clock Recovery / Time Base Conversion Name Description 2pxl/clk 1pxl/clk TFT Panel InterfacePIN # TFTTest Pins System-level Block Diagram Typical Stand-alone ConfigurationSlow Dclk Operating ModesNative ZoomDestination Stand Alone DownscalingSource Stand Alone Functional Description Clock Recovery CircuitOverall Architecture Clock Recovery Circuit Source Timing Generator Clock Recovery CharacteristicsSampling Phase Adjustment Minimum Typical MaximumPin Connection for RGB Input with Hsync/Vsync ADC CharacteristicsAnalog-to-Digital Converter 2.3.1 Pin Connection Pin Connection for RGB Input with Composite SyncInput Timing Measurement Sync. Signal SupportDisplay Mode Support Source Timing MeasurementData Path IRQ ControllerIRQ-Generation Conditions IRQ Event Remark Gamma Table TFT Panel Interface Timing Specification Scaling Filter RGB OffsetPclk *1 PCLKB*4Horizontal size in TFT Vsync width and display position in TFTHsync width in TFT Power Manager One pixel per clock mode in TFTState 2 Panel Drive Enabled State 0 Power OffState 1 Power On State 3 Panel Fully ActivePanel Interface Pad Drive Strength Panel Interface Drive StrengthHost Interface Value 4 bits Drive Strength in mATiming Diagram of the gmZAN1 Serial Communication Serial Communication ProtocolMulti-Function Bus MFB GmZAN1 Serial Channel Specification Parameter Min Typ MaxOn-Screen Display Control OSD Color Map On-Chip OSD ControllerTclk Specification Tclk InputAbsolute Ratings Parameter Min Typ Max Electrical CharacteristicsDC Electrical Characteristic Parameter Min Typ Max PvddMechanical of Cabinet Front DIS-ASSEMBLY Parts List of Cabinet T780KMGHBAA0A SpecificationParts List of Cabinet continue Parts List of Conversion Board Location CBPC780GM SpecificationLocation AI780GM Specification Location AI780GM SMD EC 22UF 16V 85C Csize Parts List of KEY PC Board KEPC780EKParts List of DC-POWER Board Parts List of Audio BoardAdapter Module Power System and Consumption CurrentInverter Module PCB Layout Schematic Diagram TOP-LEVEL FlowII. GMZAN1 Block Lvds Block MCU Block Power Block Adapter Schematic CH-1205 KBL405GC1,C2,C4 --- 1uF/50V
Top Page Image Contents