Motorola 6806800C08B HPI Integration Service, Distributed Trace Server, Distributed Trace Agent

Page 34

NetPlane Core Services

HPI Integration Service

 

 

2.6.1.1.1Distributed Trace Server

The Distributed Trace Server (DTS) is responsible for defining policies based on which logs will be collected from the Distributed Trace Agents (DTA) at run-time. The logging policies can be configured via a Logging Policy MIB which is owned by the DTS. At system-start default policies will be used which can then be customized at run-time via the MIB.

2.6.1.1.2Distributed Trace Agent

The Distributed Trace Agent (DTA) is a linkable library that makes the DTSv available to clients. The DTAs manipulate normalized logging information according to the filter descriptions configured in the Logging Policy MIB. If the Logging Policy MIB has not been configured, acceptable defaults engage. When it is configured, the DTSv selectively forwards filter descriptions to the appropriate DTAs according to the information described in the MIB. For a detailed description of the DTA refer to the Distributed Tracing Service Programmer's Reference

.

2.6.2HPI Integration Service

The HPI Integration Service (HISv) is a service which is only used internally by other NCS services, in particular the AvSv and the SPSv. It provides an abstraction from the actual HPI implementation used in the system. In the case of the NCS this implementation is OpenHPI.

2.6.2.1Basic Functionality

The HISv allows its clients to interact with the underlying HPI interface. The main tasks of HISv are:

zPublishing HPI events using ESDv channels and formatting expected by subscribing clients

zExecuting HPI APIs on behalf of other NCS services

zMaking hardware inventory information available

zOverseeing the maintenance and manipulation of the SAF HPI MIB objects

2.6.2.1.1Architecture

The HISv is made up of the following two components:

zHPI Chassis Director

zHPI Adaption Private Library

2.6.2.1.2HPI Chassis Director

The HPI Chassis Director (HCD) is an NCS process which is linked to a SAF-compliant implementation of the SAF HPI library.

34

NetPlane Core Services Overview User’s Guide (6806800C08B)

Page 33 Page 35
Image 34
Page 33 Page 35
Contents NetPlane Core Services Overview Trademarks Contents Contents NetPlane Core Services Overview User’s Guide 6806800C08BList of Tables Page List of Figures Avantellis Main Software ComponentsPage About this Manual Overview of ContentsAbbreviations About this Manual Abbreviation Definition HPMNotation Description ConventionsBold About this Manual Notation Description Summary of ChangesComments and Suggestions Part Number Edition DescriptionIntroduction Avantellis 3000 Series OverviewNetPlane Software Avantellis 3000 Series Software ArchitectureIntroduction Carrier Grade Linux Operating System Carrier Grade Linux Operating System IntroductionPage NetPlane Core Services Architectural OverviewNetPlane Core Services NCS Services NCS ServicesCorresponding SAF AIS NCS Service Name Services Description NCS Service Name Description Message Distribution ServiceMessage Distribution Service NetPlane Core Services Leap Portability LayerSystem Description Distribution of NCS Services in the Avantellis SystemNetPlane Core Services System Description NCS DirectorsNCS Directors NetPlane Core Services NCS DirectorsNCS Servers NetPlane Core Services NCS ServersSample Applications System Description NetPlane Core Services System DescriptionNetPlane Core ServicesManagement Access Management AccessDescription Category Management Access Information Flow Management Access NetPlane Core ServicesAvailability Service SAF-Compliant NCS ServicesNetPlane Core Services SAF-Compliant NCS Services Availability Director Availability Service NetPlane Core ServicesAvailability Manager Availability Node Director Checkpoint ServiceNetPlane Core Services Checkpoint Service Availability AgentCheckpoint Service NetPlane Core Services Checkpoint DirectorCheckpoint Node Director Message Queue ServiceCheckpoint Agent Message Queue Director Event Distribution ServiceEvent Distribution Service NetPlane Core Services Message Queue Node DirectorEvent Distribution Server Global Lock ServiceNetPlane Core Services Global Lock Service Event Distribution AgentGlobal Locking Director Motorola Complementary NCS ServicesDistributed Tracing Service Global Lock Node DirectorDistributed Trace Agent HPI Integration ServiceDistributed Trace Server ArchitectureSimple Software Upgrade NetPlane Core Services Simple Software UpgradeSystem Resource Monitoring Service HPI Adaption Private Library HPLPersistent Store-Restore Service Persistent Store ServerManagement Access Services NetPlane Core Services Management Access ServicesPSSv Command Execution Functions System Description ParserManagement Access Agent Object Access AgentCommand Line Interpreter Management Access Point Message-Based Checkpointing ServiceManagement Access Server Snmp Management Access PointInterface Service Interface Node Director Message Distribution ServiceInterface Director Interface AgentsMessage Distribution Service Software Components NetPlane Core Services Message Distribution ServiceLeap Portability Layer Cancelling Application ThreadsLeap Portability Layer NetPlane Core Services Implementation NotesPage NCS Toolkit Toolkit InstallationToolkit Contents IntroductionDevelopment Host Prerequisites Make CommandsBuilding the Samples NCS Toolkit Building the SamplesMake CommandsNCS Toolkit ParametersTarget Prerequisites Running the Sample programsNCS Toolkit Running the Sample programs Setting Ldlibrarypath NCS Toolkit Setting LdlibrarypathRunning the Sample Programs Page Motorola Embedded Communications Computing Documents Related DocumentationDocument Title Publication Number Related Documentation Related Specifications Related SpecificationsDocument Title Version/Source

6806800C08B specifications

The Motorola 68000 microprocessor, particularly the revision marked as 68000C08B, stands out as a seminal component in the evolution of computing technology. Introduced in 1979, the 68000 architecture laid the groundwork for many advanced systems, influencing a multitude of platforms, from personal computers to game consoles.

The Motorola 68000C08B features a 16-bit data bus and a 24-bit address bus, allowing for a memory addressing capability of up to 16 MB. This architecture was pioneering for its time, enabling more extensive and complex software applications than its predecessors. The C08 revision particularly emphasized optimizing power consumption while maintaining performance, making it ideal for embedded systems and portable devices.

One of the 68000's key characteristics is its unique register set, which allows for a versatile range of operations. It consists of 8 general-purpose data registers and 8 address registers. The architecture supports both integer and floating-point operations, thanks to an integrated instruction set that facilitates complex mathematical computations, crucial for applications in graphics and gaming.

In terms of performance, the 68000 processor operates at clock speeds ranging from 8 MHz to 16 MHz, depending on the specific variant. The instruction set architecture (ISA) is known for its orthogonality, meaning that most instructions can be used interchangeably across different registers. This design simplicity allows for efficient coding and faster execution times, a significant advantage for developers.

Another remarkable feature of the 68000C08B is its capability for multitasking and improved context switching. Its advanced memory management, combined with support for virtual memory in later implementations, catered to the needs of operating systems and real-time applications, making it suitable for both consumer electronics and industrial machinery.

The Motorola 68000 family also supports a variety of peripherals, enhancing its flexibility as a microcontroller. This compatibility allowed manufacturers to create diverse product lines, from keypads and mice to modems and hard drives.

In summary, the Motorola 68000C08B microprocessor not only advanced the landscape of computer technology in the late 20th century but also helped set the stage for future innovations through its architecture, performance capabilities, and versatility in numerous applications. Its legacy continues to influence modern computing paradigms, ensuring the 68000 remains an essential chapter in the history of microprocessors.
Top Page Image Contents