Motorola 6806800C08B manual Management Access Agent, Object Access Agent

Page 38

NetPlane Core Services

Management Access Services

 

 

zSNMP subagent which integrates the MASv with an SNMP agent and which can be configured to support any additional customer-defined managed objects

zInterface to PSSv for non-volatile storage of the values of all managed objects

MASv provides a normalized structure for the managed objects of a system. Although this structure is NCS-specific in many aspects, in many cases it uses a table indexing that is identical to that used in SNMP standard MIBs.

2.6.6.2Architecture

The MASv consists of the following subparts:

zManagement Access Agent

zObject Access Agent

zManagement Access Server

zCommand Line Interpreter Management Access Point

zSNMP Management Access Point

2.6.6.2.1Management Access Agent

The Management Access Agent (MAA) provides the link between management input services, such as SNMP or CLI agent, and the common MASv services.

Applications or NCS services can choose between the following two forms to receive responses from management access requests:

zAsynchronous function callback

zSynchronous function call return

For further details refer to the Management Access Service Programmer's Reference.

2.6.6.2.2Object Access Agent

The Object Access Agent (OAA) provides an interface which allows applications and NCS services to access managed objects. In particular, NCS services and applications can register the following information:

z Ownership of an entire managed object table

z Ownership of a set of scalar managed objects or a row (or range of rows) of a managed object table

z Withdrawing ownership claims regarding scalars, table rows, or an entire table

The NCS service or application can then perform read/write operations on an object or a row of objects.

38

NetPlane Core Services Overview User’s Guide (6806800C08B)

Page 37 Page 39
Image 38
Page 37 Page 39
Contents NetPlane Core Services Overview Trademarks Contents Contents NetPlane Core Services Overview User’s Guide 6806800C08BList of Tables Page List of Figures Avantellis Main Software ComponentsPage Abbreviations Overview of ContentsAbout this Manual About this Manual Abbreviation Definition HPMBold ConventionsNotation Description About this Manual Notation Description Summary of ChangesComments and Suggestions Part Number Edition DescriptionIntroduction Avantellis 3000 Series OverviewIntroduction Avantellis 3000 Series Software ArchitectureNetPlane Software Carrier Grade Linux Operating System Carrier Grade Linux Operating System IntroductionPage NetPlane Core Services Architectural OverviewCorresponding SAF AIS NCS Service Name Services Description NCS ServicesNetPlane Core Services NCS Services NCS Service Name Description Message Distribution ServiceMessage Distribution Service NetPlane Core Services Leap Portability LayerSystem Description Distribution of NCS Services in the Avantellis SystemNetPlane Core Services System Description NCS DirectorsNCS Directors NetPlane Core Services NCS DirectorsSample Applications NetPlane Core Services NCS ServersNCS Servers System Description NetPlane Core Services System DescriptionDescription Category Management AccessNetPlane Core ServicesManagement Access Management Access Information Flow Management Access NetPlane Core ServicesNetPlane Core Services SAF-Compliant NCS Services SAF-Compliant NCS ServicesAvailability Service Availability Manager Availability Service NetPlane Core ServicesAvailability Director Availability Node Director Checkpoint ServiceNetPlane Core Services Checkpoint Service Availability AgentCheckpoint Service NetPlane Core Services Checkpoint DirectorCheckpoint Agent Message Queue ServiceCheckpoint Node Director Message Queue Director Event Distribution ServiceEvent Distribution Service NetPlane Core Services Message Queue Node DirectorEvent Distribution Server Global Lock ServiceNetPlane Core Services Global Lock Service Event Distribution AgentGlobal Locking Director Motorola Complementary NCS ServicesDistributed Tracing Service Global Lock Node DirectorDistributed Trace Agent HPI Integration ServiceDistributed Trace Server ArchitectureSimple Software Upgrade NetPlane Core Services Simple Software UpgradeSystem Resource Monitoring Service HPI Adaption Private Library HPLPersistent Store-Restore Service Persistent Store ServerManagement Access Services NetPlane Core Services Management Access ServicesPSSv Command Execution Functions System Description ParserManagement Access Agent Object Access AgentCommand Line Interpreter Management Access Point Message-Based Checkpointing ServiceManagement Access Server Snmp Management Access PointInterface Service Interface Node Director Message Distribution ServiceInterface Director Interface AgentsMessage Distribution Service Software Components NetPlane Core Services Message Distribution ServiceLeap Portability Layer Cancelling Application ThreadsLeap Portability Layer NetPlane Core Services Implementation NotesPage NCS Toolkit Toolkit InstallationToolkit Contents IntroductionDevelopment Host Prerequisites Make CommandsBuilding the Samples NCS Toolkit Building the SamplesMake CommandsNCS Toolkit ParametersNCS Toolkit Running the Sample programs Running the Sample programsTarget Prerequisites Running the Sample Programs Setting LdlibrarypathSetting Ldlibrarypath NCS Toolkit Page Document Title Publication Number Related DocumentationMotorola Embedded Communications Computing Documents Document Title Version/Source Related SpecificationsRelated Documentation Related Specifications

6806800C08B specifications

The Motorola 68000 microprocessor, particularly the revision marked as 68000C08B, stands out as a seminal component in the evolution of computing technology. Introduced in 1979, the 68000 architecture laid the groundwork for many advanced systems, influencing a multitude of platforms, from personal computers to game consoles.

The Motorola 68000C08B features a 16-bit data bus and a 24-bit address bus, allowing for a memory addressing capability of up to 16 MB. This architecture was pioneering for its time, enabling more extensive and complex software applications than its predecessors. The C08 revision particularly emphasized optimizing power consumption while maintaining performance, making it ideal for embedded systems and portable devices.

One of the 68000's key characteristics is its unique register set, which allows for a versatile range of operations. It consists of 8 general-purpose data registers and 8 address registers. The architecture supports both integer and floating-point operations, thanks to an integrated instruction set that facilitates complex mathematical computations, crucial for applications in graphics and gaming.

In terms of performance, the 68000 processor operates at clock speeds ranging from 8 MHz to 16 MHz, depending on the specific variant. The instruction set architecture (ISA) is known for its orthogonality, meaning that most instructions can be used interchangeably across different registers. This design simplicity allows for efficient coding and faster execution times, a significant advantage for developers.

Another remarkable feature of the 68000C08B is its capability for multitasking and improved context switching. Its advanced memory management, combined with support for virtual memory in later implementations, catered to the needs of operating systems and real-time applications, making it suitable for both consumer electronics and industrial machinery.

The Motorola 68000 family also supports a variety of peripherals, enhancing its flexibility as a microcontroller. This compatibility allowed manufacturers to create diverse product lines, from keypads and mice to modems and hard drives.

In summary, the Motorola 68000C08B microprocessor not only advanced the landscape of computer technology in the late 20th century but also helped set the stage for future innovations through its architecture, performance capabilities, and versatility in numerous applications. Its legacy continues to influence modern computing paradigms, ensuring the 68000 remains an essential chapter in the history of microprocessors.
Top Page Image Contents