Motorola 6806800C08B Message Distribution Service, Interface Director, Interface Node Director

Page 41

Message Distribution Service

NetPlane Core Services

 

 

2.6.8.2.1Interface Director

The Interface Director (IfD) is located on the system manager node. Its main functions include:

z Defining an ifIndex for each configured interface (either obtained from ifIndex Allocator Platform Service or generated internally)

z Responding to requests from Interface Agents to provide an ifIndex z Registering ownership of the interface managed objects

z Maintains a consolidated database with respect to the interfaces present on all the nodes.

2.6.8.2.2Interface Node Director

The Interface Node Director (IfND) exists on each node. It is responsible for state management of the physical interfaces, including status monitoring. The interfaces of the IfND are private and internal to NCS.

2.6.8.2.3Interface Agents

Interface Agents (IfA) are a linkable library that provides the IfSv functionality to its clients. Its functionality includes:

z Providing an interface to applications which they use to create and delete physical and logical interfaces

z Fetching an ifIndex for each created interface from the IfD

z Registering ownership of the managed object rows for the interfaces created z Providing an interface that allows applications to register with the IfSv

z Notifying applications of any operational state changes of an interface z Providing interface information to applications

For further details refer to the Interface Service Programmer's Reference.

2.7Message Distribution Service

The Message Distribution Service (MDS) provides a communication network to be used by threads and/or processes distributed over physical nodes in a system. MDS clients can dynamically find and talk to other MDS clients anywhere in the same MDS system.

NetPlane Core Services Overview User’s Guide (6806800C08B)

41

Page 40 Page 42
Image 41
Page 40 Page 42
Contents NetPlane Core Services Overview Trademarks Contents NetPlane Core Services Overview User’s Guide 6806800C08B ContentsList of Tables Page Avantellis Main Software Components List of FiguresPage Abbreviations Overview of ContentsAbout this Manual HPM About this Manual Abbreviation DefinitionBold ConventionsNotation Description Comments and Suggestions Summary of ChangesAbout this Manual Notation Description Part Number Edition DescriptionAvantellis 3000 Series Overview IntroductionIntroduction Avantellis 3000 Series Software ArchitectureNetPlane Software Carrier Grade Linux Operating System Introduction Carrier Grade Linux Operating SystemPage Architectural Overview NetPlane Core ServicesCorresponding SAF AIS NCS Service Name Services Description NCS ServicesNetPlane Core Services NCS Services Message Distribution Service NetPlane Core Services Message Distribution ServiceNCS Service Name Description Leap Portability LayerNetPlane Core Services System Description Distribution of NCS Services in the Avantellis SystemSystem Description NCS DirectorsNCS Directors NCS Directors NetPlane Core ServicesSample Applications NetPlane Core Services NCS ServersNCS Servers System Description System Description NetPlane Core ServicesDescription Category Management AccessNetPlane Core ServicesManagement Access Management Access NetPlane Core Services Management Access Information FlowNetPlane Core Services SAF-Compliant NCS Services SAF-Compliant NCS ServicesAvailability Service Availability Manager Availability Service NetPlane Core ServicesAvailability Director NetPlane Core Services Checkpoint Service Checkpoint ServiceAvailability Node Director Availability AgentCheckpoint Director Checkpoint Service NetPlane Core ServicesCheckpoint Agent Message Queue ServiceCheckpoint Node Director Event Distribution Service NetPlane Core Services Event Distribution ServiceMessage Queue Director Message Queue Node DirectorNetPlane Core Services Global Lock Service Global Lock ServiceEvent Distribution Server Event Distribution AgentDistributed Tracing Service Motorola Complementary NCS ServicesGlobal Locking Director Global Lock Node DirectorDistributed Trace Server HPI Integration ServiceDistributed Trace Agent ArchitectureSystem Resource Monitoring Service Simple Software UpgradeSimple Software Upgrade NetPlane Core Services HPI Adaption Private Library HPLPersistent Store Server Persistent Store-Restore ServicePSSv Command Execution Functions Management Access ServicesManagement Access Services NetPlane Core Services System Description ParserObject Access Agent Management Access AgentManagement Access Server Message-Based Checkpointing ServiceCommand Line Interpreter Management Access Point Snmp Management Access PointInterface Service Interface Director Message Distribution ServiceInterface Node Director Interface AgentsNetPlane Core Services Message Distribution Service Message Distribution Service Software ComponentsLeap Portability Layer NetPlane Core Services Cancelling Application ThreadsLeap Portability Layer Implementation NotesPage Toolkit Contents Toolkit InstallationNCS Toolkit IntroductionBuilding the Samples Make CommandsDevelopment Host Prerequisites NCS Toolkit Building the SamplesParameters Make CommandsNCS ToolkitNCS Toolkit Running the Sample programs Running the Sample programsTarget Prerequisites Running the Sample Programs Setting LdlibrarypathSetting Ldlibrarypath NCS Toolkit Page Document Title Publication Number Related DocumentationMotorola Embedded Communications Computing Documents Document Title Version/Source Related SpecificationsRelated Documentation Related Specifications

6806800C08B specifications

The Motorola 68000 microprocessor, particularly the revision marked as 68000C08B, stands out as a seminal component in the evolution of computing technology. Introduced in 1979, the 68000 architecture laid the groundwork for many advanced systems, influencing a multitude of platforms, from personal computers to game consoles.

The Motorola 68000C08B features a 16-bit data bus and a 24-bit address bus, allowing for a memory addressing capability of up to 16 MB. This architecture was pioneering for its time, enabling more extensive and complex software applications than its predecessors. The C08 revision particularly emphasized optimizing power consumption while maintaining performance, making it ideal for embedded systems and portable devices.

One of the 68000's key characteristics is its unique register set, which allows for a versatile range of operations. It consists of 8 general-purpose data registers and 8 address registers. The architecture supports both integer and floating-point operations, thanks to an integrated instruction set that facilitates complex mathematical computations, crucial for applications in graphics and gaming.

In terms of performance, the 68000 processor operates at clock speeds ranging from 8 MHz to 16 MHz, depending on the specific variant. The instruction set architecture (ISA) is known for its orthogonality, meaning that most instructions can be used interchangeably across different registers. This design simplicity allows for efficient coding and faster execution times, a significant advantage for developers.

Another remarkable feature of the 68000C08B is its capability for multitasking and improved context switching. Its advanced memory management, combined with support for virtual memory in later implementations, catered to the needs of operating systems and real-time applications, making it suitable for both consumer electronics and industrial machinery.

The Motorola 68000 family also supports a variety of peripherals, enhancing its flexibility as a microcontroller. This compatibility allowed manufacturers to create diverse product lines, from keypads and mice to modems and hard drives.

In summary, the Motorola 68000C08B microprocessor not only advanced the landscape of computer technology in the late 20th century but also helped set the stage for future innovations through its architecture, performance capabilities, and versatility in numerous applications. Its legacy continues to influence modern computing paradigms, ensuring the 68000 remains an essential chapter in the history of microprocessors.
Top Page Image Contents