Manuals
/
Advantech
/
Computer Equipment
/
Computer Hardware
Advantech
PCI-1710 user manual
Models:
PCI-1710
1
54
64
64
Download
64 pages
52.99 Kb
51
52
53
54
55
56
57
58
<
>
Specification
Install
Block Diagram
Field Wiring Considerations
Counter Read-back Command
Programmable Timer/Counter
Signal Connections
I/O Connector
Features
Mode 0 Stop on Terminal Count
Page 54
Image 54
50
PCI-1710/1710HG
User's Manual
Page 53
Page 55
Page 54
Image 54
Page 53
Page 55
Contents
PCI-1710/1710HG Multifunction DAS Card for PCI Bus
Http/support.advantech.com
Contents
Appendix a 82C54 Counter Chip Functions
General Information
PCI-bus Plug and Play
Flexible Inputs Types and Ranges Setting
Introduction
On-board Fifo First In First Out Memory
Features
On-board Programmable Counter
Specifications
Analog Input
Linearity error ±1 LSB Input impedance 1 GΩ
Analog Output
Digital Input
Digital Output
Programmable Timer/Counter
General
Block Diagram
PCI
Installation
Initial Inspection
Unpacking
Installation Instructions
Page
Signal Connections
I/O Connector
Overview
Pin Assignment
I/O connector pin assignments for the PCI-1710/1710 HG card
Connector Signal Descriptions
Input
Connector Signal Descriptions part
Digital Output signals
Signal Reference Direction Description Name
Analog Input Connections
Single-ended Channel Connections
Differential Channel Connections
Single-ended input channel connection
Aignd
Differential input channel connection floating signal source
Analog Output Connections
10V
Trigger Source Connections
Internal Pacer Trigger Connection
External Trigger Source Connection
Field Wiring Considerations
Page
Register Structure and Format
I/O Port Address Map
Base Read
DI9 DI8 DI7 DI6 DI5 DI4 DI3 DI2 DI1 DI0
Base Write
DO9 DO8 DO7 DO6 DO5 DO4 DO3 DO2 DO1 DO0
Channel Number and A/D Data BASE+0 and BASE+1
Software A/D Trigger BASE+0
A/D Channel Range Setting BASE+2
PCI-1710
PCI-1710HG
MUX Control-BASE+4 and BASE+5
Example
Control Register BASE+6
Status Register BASE+6 and BASE+7
Clear Interrupt and Fifo BASE+8 and BASE+9
10 D/A Output Channel 0 BASE+10 and BASE+11
11 D/A Output Channel 1 BASE+12 and BASE+13
12 D/A Reference Control BASE+14
Digital I/O Registers BASE+16 and BASE+17
Read Digital Input
Calibration
VR Assignment
PCL-1710/1710HG VR assignment
A/D Calibration
Following list shows the function of each VR
D/A Calibration
Self A/D Calibration
Page
82C54 Counter Chip Functions
Intel 82C54
Counter
Counter 1
Counter Read/Write Control Registers
Description
RW1 & RW0
STA =
Mode 2 Rate Generator
Mode 0 Stop on Terminal Count
Mode 1 Programmable One-shot Pulse
Counter Operating Modes
Mode 3 Square Wave Generator
Mode 4 -Software-Triggered Strobe
Mode 5 Hardware-Triggered Strobe
Counter Read-back Command
Counter Operations
Read/Write Operation
Counter Latch Operation