Auto Page A780 user manual MA Timing, Addr/Cmd Fine Delay, CS/ODT Fine Delay, Bank Interleaving

Models: A780

1 61
Download 61 pages 33.87 Kb
Page 47
Image 47

TWR

Use this to adjust TWR values. Configuration options: [Auto], [3CLK], [4CLK], [5CLK] and [6CLK]. The default value is [Auto].

TWTR

Use this to adjust TWTR values. Configuration options: [Auto], [1CLK], [2CLK] and [3CLK]. The default value is [Auto].

TRWTTO

This option appears only when you adoptAM2 CPU. Use this to adjust TRWTTD values. Configuration options: [Auto], [2CLK], [3CLK], [4CLK], [5CLK], [6CLK], [7CLK], [8CLK] and [9CLK]. The default value is [Auto].

TWRRD

This option appears only when you adopt AM2 CPU. Use this to adjust TWRRD values. Configuration options: [Auto], [0CLK], [1CLK], [2CLK] and [3CLK]. The default value is [Auto].

TWRWR

This option appears only when you adopt AM2 CPU. Use this to adjust TWRWR values. Configuration options: [Auto], [1CLK], [2CLK] and [3CLK]. The default value is [Auto].

TRDRD

This option appears only when you adoptAM2 CPU. Use this to adjust TRWTTD values. Configuration options: [Auto], [2CLK], [3CLK], [4CLK] and [5CLK]. The default value is [Auto].

MA Timing

Use this to adjust values for MA timing. Configuration options: [Auto], [2T], [1T]. The default value is [Auto].

Addr/Cmd Fine Delay

Use this to adjust values forAddr/Cmd FineDelay feature. Configuration options: [Auto], [No Delay], [1/64CLK] to [31/64CLK]. The default value is [Auto].

CS/ODT Fine Delay

Use this to adjust values for CS/ODT Fine Delay feature. Configuration options: [Auto], [No Delay], [1/64CLK] to [31/64CLK]. The default value is [Auto].

Bank Interleaving

Interleaving allows memory accesses to be spread out over banks on the same node, or accross nodes, decreasing access contention.

4 7

Page 47
Image 47
Auto Page A780 user manual MA Timing, Addr/Cmd Fine Delay, CS/ODT Fine Delay, Bank Interleaving