|
|
|
|
|
|
|
|
|
|
| ADVANCE | |||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| CY14E108L, CY14E108N | |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Pin Definitions |
|
|
|
|
|
|
|
| ||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Pin Name | IO Type |
|
|
|
| Description | ||||||||||
A0 – A19 | Input | Address Inputs Used to Select One of the 1,048,576 bytes of the nvSRAM for x8 Configuration. | ||||||||||||||
A0 – A18 |
| Address Inputs Used to Select One of the 524, 288 bytes of the nvSRAM for x16 Configuration. | ||||||||||||||
DQ0 – DQ7 | Input/Output | Bidirectional Data IO Lines for x8 Configuration. Used as input or output lines depending on | ||||||||||||||
|
|
|
|
|
|
|
|
| operation. | |||||||
|
|
| ||||||||||||||
DQ0 – DQ15 |
| Bidirectional Data IO Lines for x16 Configuration. Used as input or output lines depending on | ||||||||||||||
|
|
|
|
|
|
|
|
| operation. | |||||||
|
|
|
|
|
|
|
|
|
| |||||||
|
|
|
|
|
|
|
| Input | Write Enable Input, Active LOW. When selected LOW, data on the IO pins is written to the address | |||||||
|
| WE | ||||||||||||||
|
|
|
|
|
|
|
|
| location latched by the falling edge of CE. | |||||||
|
|
|
|
|
|
|
|
| ||||||||
|
|
|
|
|
|
| Input | Chip Enable Input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip. | ||||||||
|
| CE | ||||||||||||||
|
|
|
|
|
|
|
| Input | Output Enable, Active LOW. The active LOW |
| input enables the data output buffers during read | |||||
|
|
|
|
|
|
| OE | |||||||||
|
| OE | ||||||||||||||
|
|
|
|
|
|
|
|
| cycles. IO pins are | |||||||
|
|
|
|
|
| |||||||||||
|
|
|
|
|
|
|
| Input | Byte High Enable, Active LOW. Controls DQ15 - DQ8. | |||||||
| BHE | |||||||||||||||
|
|
|
|
|
|
| Input | Byte Low Enable, Active LOW. Controls DQ7 - DQ0. | ||||||||
| BLE | |||||||||||||||
| VSS | Ground | Ground for the Device. Must be connected to the ground of the system. | |||||||||||||
| VCC | Power Supply | Power Supply Inputs to the Device. | |||||||||||||
|
|
|
|
|
|
|
| Input/Output | Hardware Store Busy |
| . When LOW this output indicates that a hardware store is in progress. | |||||
|
|
|
|
|
|
|
| (HSB) | ||||||||
| HSB | |||||||||||||||
|
|
|
|
|
|
|
|
| When pulled LOW external to the chip it initiates a nonvolatile STORE operation. A weak internal pull | |||||||
|
|
|
|
|
|
|
|
| up resistor keeps this pin HIGH if not connected (connection optional). | |||||||
|
|
| ||||||||||||||
VCAP | Power Supply | AutoStore Capacitor. Supplies power to the nvSRAM during power loss to store data from the SRAM | ||||||||||||||
|
|
|
|
|
|
|
|
| to nonvolatile elements. | |||||||
|
|
|
|
| ||||||||||||
|
| NC | No Connect | No Connect. Do not connect this pin to the die. | ||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Document Number: | Page 3 of 20 |
[+] Feedback