Pin Tsop II | Cypress CY62157EV30 specification

CY62157EV30 MoBL®

Package Diagrams (continued)

Figure 10. 44-Pin TSOP II, 51-85087

51-85087-*A

Document #: 38-05445 Rev. *E

Page 12 of 14

[+] Feedback

Image 12

Cypress CY62157EV30 manual Pin Tsop II

Contents

Features Logic Block DiagramFunctional Description1 Cypress Semiconductor Corporation Pin Configuration Product Portfolio Following picture shows the 48-ball Vfbga pinout.3, 4 Ball Vfbga Top View Electrical Characteristics Maximum RatingsOperating Range Capacitance Data Retention Characteristics Thermal ResistanceAC Test Loads and Waveforms Data Retention Waveform12 Switching Characteristics Write Cycle Switching Waveforms Read Cycle No Address Transition Controlled19 Write Cycle No WE Controlled18, 22 Write Cycle No CE1 or CE2 Controlled18, 22 Write Cycle No WE Controlled, OE LOW23 Write Cycle No BHE/BLE Controlled, OE LOW23 Inputs/Outputs Mode Power Truth TableOrdering Information BHE BLE Package Diagrams Pin Vfbga 6 x 8 x 1 mm Pin Tsop II Pin Tsop I 12 mm x 18.4 mm x 1.0 mm Issue Date Orig. Change Description of Change Document HistoryDocument Number REV ECN no