Manuals / Cypress / Computer Equipment / Computer Hardware

Cypress CY7C1150V18 manual TAP Controller State Diagram, Shows the tap controller state diagram

Models: CY7C1146V18 CY7C1157V18 CY7C1150V18 CY7C1148V18

1 27

Download 27 pages 5.67 Kb

Page 14

Image 14

CY7C1146V18, CY7C1157V18

CY7C1148V18, CY7C1150V18

TAP Controller State Diagram

Figure 2 shows the tap controller state diagram. [10]

Figure 2. Tap Controller State Diagram

TEST-LOGIC RESET

TEST-LOGIC/ IDLE

1	SELECT		1	SELECT		1
1	SELECT		1	SELECT
	DR-SCAN			IR-SCAN
	0			0
	1			1
	CAPTURE-DR			CAPTURE-IR
	0			0
	SHIFT-DR		0	SHIFT-IR		0
	1			1
	EXIT1-DR		1	EXIT1-IR		1
	EXIT1-DR			EXIT1-IR
	0			0
	PAUSE-DR		0	PAUSE-IR		0
	1			1
	0			0
	EXIT2-DR			EXIT2-IR
	1			1
	UPDATE-DR			UPDATE-IR
	1	0		1	0
		0			0

Note

10. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.

Document Number: 001-06621 Rev. *D

Page 14 of 27

[+] Feedback

Page 14

Image 14

Cypress CY7C1150V18, CY7C1148V18, CY7C1146V18 manual TAP Controller State Diagram, Shows the tap controller state diagram

Contents

Selection Guide Functional Description FeaturesConfigurations Description 375 MHz 333 MHz 300 MHz Unit Logic Block Diagram CY7C1146V18 Logic Block Diagram CY7C1157V18 Logic Block Diagram CY7C1148V18 Logic Block Diagram CY7C1150V18 CY7C1157V18 2M x Pin ConfigurationsCY7C1146V18 2M x TMS BWS CY7C1148V18 1M xCY7C1150V18 512K x TMS TDI Synchronous Read/Write Input. When Pin DefinitionsPin Name Pin Description Negative Input Clock Input TDO for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device TCK Pin for Jtag Functional Overview Master Truth TableSRAM#1 SRAM#2 Operation Comments When the Data portion of a write sequence is activeWrite Cycle Descriptions Remains unaltered Written into the device. D359 remains unaltered Write cycle descriptions of CY7C1148V18 follows, 3Written into the device Into the device. D80 and D3518 remains unaltered Ieee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram Shows the tap controller state diagram TAP Controller TAP Controller Block DiagramTAP Electrical Characteristics Parameter Description Test Conditions Min Max Unit TAP AC Switching Characteristics TAP Timing and Test Condition Instruction Codes Identification Register DefinitionsScan Register Sizes Boundary Scan Order Bit # Bump ID Power Up Waveforms Power Up Sequence in DDR-II+ SramPower Up Sequence DLL Constraints Operating Range Electrical CharacteristicsMaximum Ratings AC Input Requirements AC Test Loads and Waveforms CapacitanceThermal Resistance Parameter Description Test Conditions Max Unit Parameter Min Max Switching CharacteristicsCypress Consortium Description 375 MHz 333 MHz 300 MHz Unit DLL Timing NOP Switching WaveformsRead/Write/Deselect Sequence Read NOP Write Ordering Information 300 Package Diagram Ball Fbga 13 x 15 x 1.4 mm NXR ECN No Issue Date Orig. Description of ChangeDocument History VKN/KKVTMP