CY7C1546V18, CY7C1557V18 CY7C1548V18, CY7C1550V18
Features
Configurations
Functional Description
CY7C1546V18, CY7C1557V18 CY7C1548V18, CY7C1550V18
Logic Block Diagram CY7C1546V18
Logic Block Diagram CY7C1557V18
+ Feedback
CY7C1546V18, CY7C1557V18 CY7C1548V18, CY7C1550V18
Logic Block Diagram CY7C1548V18
Logic Block Diagram CY7C1550V18
+ Feedback
CY7C1546V18, CY7C1557V18 CY7C1548V18, CY7C1550V18
Pin Configuration
165-Ball FBGA 15 x 17 x 1.4 mm Pinout
165-Ball FBGA 15 x 17 x 1.4 mm Pinout
Pin Configuration continued
CY7C1546V18, CY7C1557V18 CY7C1548V18, CY7C1550V18
Pin Definitions
CY7C1546V18, CY7C1557V18
CY7C1548V18, CY7C1550V18
CY7C1548V18, CY7C1550V18
Pin Definitions continued
CY7C1546V18, CY7C1557V18
Read Operations
CY7C1546V18, CY7C1557V18 CY7C1548V18, CY7C1550V18
Functional Overview
Write Operations
Echo Clocks
Valid Data Indicator QVLD
Application Example
CY7C1546V18, CY7C1557V18 CY7C1548V18, CY7C1550V18
CY7C1546V18, CY7C1557V18 CY7C1548V18, CY7C1550V18
Write Cycle Descriptions
Truth Table
Write Cycle Descriptions
CY7C1546V18, CY7C1557V18 CY7C1548V18, CY7C1550V18
Write Cycle Descriptions
Test Mode Select TMS
Disabling the JTAG Feature
Test Access Port-Test Clock
Performing a TAP Reset
SAMPLE/PRELOAD
IDCODE
SAMPLE Z
BYPASS
Page 14 of
TAP Controller State Diagram
CY7C1546V18, CY7C1557V18 CY7C1548V18, CY7C1550V18
CY7C1546V18, CY7C1557V18 CY7C1548V18, CY7C1550V18
TAP Controller Block Diagram
TAP Electrical Characteristics
CY7C1546V18, CY7C1557V18 CY7C1548V18, CY7C1550V18
TAP AC Switching Characteristics
TAP Timing and Test Conditions
Instruction Codes
Identification Register Definitions
Scan Register Sizes
CY7C1546V18, CY7C1557V18 CY7C1548V18, CY7C1550V18
Boundary Scan Order
CY7C1546V18, CY7C1557V18 CY7C1548V18, CY7C1550V18
Power Up Sequence
Power Up Sequence in DDR-II+ SRAM
Power Up Waveforms
DLL Constraints
Maximum Ratings
Electrical Characteristics
DC Electrical Characteristics
Operating Range
Thermal Resistance
AC Electrical Characteristics
Capacitance
Electrical Characteristics
Figure 4. AC Test Loads and Waveforms
AC Test Loads and Waveforms
CY7C1546V18, CY7C1557V18 CY7C1548V18, CY7C1550V18
+ Feedback
Parameter
Switching Characteristics
CY7C1546V18, CY7C1557V18 CY7C1548V18, CY7C1550V18
CY7C1546V18, CY7C1557V18 CY7C1548V18, CY7C1550V18
Switching Waveforms
Read/Write/Deselect Sequence 29, 30, 31
Ordering Information
CY7C1546V18, CY7C1557V18 CY7C1548V18, CY7C1550V18
Ordering Information continued
CY7C1546V18, CY7C1557V18 CY7C1548V18, CY7C1550V18
Figure 6. 165-Ball FBGA 15 x 17 x 1.4 mm
Package Diagram
CY7C1546V18, CY7C1557V18 CY7C1548V18, CY7C1550V18
+ Feedback
CY7C1546V18, CY7C1557V18 CY7C1548V18, CY7C1550V18
Document History Page
Issue
Document Number