Package Diagrams, Pin 300-Mil Side Braze DIL

STK12C68-5 (SMD5962-94599)

Package Diagrams

001-51695 **

Document Number: 001-51026 Rev. **

Page 16 of 18

[+] Feedback

Image 16

Contents

Features Logic Block DiagramFunctional Description Cypress Semiconductor Corporation 198 Champion Court Pinouts Pin Definitions Device Operation Sram ReadSram Write AutoStore Operation AutoStore Inhibit Mode Hardware Recall Power UpHardware Store HSB Operation Software Store Low Average Active Power Data ProtectionNoise Considerations Hardware Protect A12-A0 Mode Power Hardware Mode SelectionBest Practices DC Electrical Characteristics Range Ambient TemperatureMaximum Ratings Operating Range Data Retention and Endurance CapacitanceThermal Resistance AC Test Conditions AC Switching Characteristics Switching WaveformsParameter Description 35 ns 55 ns Unit Cypress Alt Min Max Parameter Sram Write Cycle 1 WE Controlled 11 Sram Write Cycle 2 CE Controlled 11 Switching Waveform AutoStore or Power Up RecallParameter Alt Description STK12C68-5 Unit Min Max Software Controlled STORE/RECALL Cycle Parameter Alt Description 35 ns 55 ns Unit Min Max Hardware Store Cycle Hardware Store Cycle Part Numbering Nomenclature STK12C68 5 C 35 M SMD5962 94599 01 MX Ordering Information Pin LCC 350 mil Package Diagrams Pin 300-Mil Side Braze DIL Pad 350-Mil LCC New data sheet Sales, Solutions, and Legal InformationDocument History