Cypress STK14CA8 manual Mode Selection, A Mode Power

STK14CA8

Mode Selection

	E	W	G	A16-A0	Mode	I/O	Power	Notes
H		X	X	X	Not Selected	Output High Z	Standby
	L	H	L	X	Read SRAM	Output Data	Active
	L	L	X	X	Write SRAM	Input Data	Active
	L	H	L	0x04E38	Read SRAM	Output Data	Active
				0x0B1C7	Read SRAM	Output Data
				0x083E0	Read SRAM	Output Data		17, 18, 19
				0x07C1F	Read SRAM	Output Data
				0x0703F	Read SRAM	Output Data
				0x08B45	AutoStore Disable	Output Data
	L	H	L	0x04E38	Read SRAM	Output Data	Active
				0x0B1C7	Read SRAM	Output Data
				0x083E0	Read SRAM	Output Data		17, 18, 19
				0x07C1F	Read SRAM	Output Data
				0x0703F	Read SRAM	Output Data
				0x04B46	AutoStore Enable	Output Data
	L	H	L	0x04E38	Read SRAM	Output Data
				0x0B1C7	Read SRAM	Output Data
				0x083E0	Read SRAM	Output Data	Active	17, 18, 19
				0x07C1F	Read SRAM	Output Data
				0x0703F	Read SRAM	Output Data
				0x08FC0	Nonvolatile Store	Output High Z	ICC2
	L	H	L	0x04E38	Read SRAM	Output Data	Active
				0x0B1C7	Read SRAM	Output Data
				0x083E0	Read SRAM	Output Data		17, 18, 19
				0x07C1F	Read SRAM	Output Data
				0x0703F	Read SRAM	Output Data
				0x04C63	Nonvolatile Recall	Output High Z

Notes

17.The six consecutive addresses must be in the order listed. W must be high during all six consecutive cycles to enable a nonvolatile cycle.

18.While there are 17 addresses on the STK14CA8, only the lower 16 are used to control software modes

19.I/O state depends on the state of G. The I/O table shown assumes G low

Document Number: 001-51592 Rev. ** Page 10 of 16

[+] Feedback