STK14CA8
SRAM WRITE Cycles #1 and #2
NO. |
| Symbols |
| Parameter | Units | |||||||
#1 |
| #2 | Alt. | Min | Max | Min | Max | Min | Max | |||
|
|
|
| |||||||||
12 | tAVAV |
| tAVAV | tWC | Write Cycle Time | 25 |
| 35 |
| 45 |
| ns |
13 | tWLWH |
| tWLEH | tWP | Write Pulse Width | 20 |
| 25 |
| 30 |
| ns |
14 | tELWH |
| tELEH | tCW | Chip Enable to End of Write | 20 |
| 25 |
| 30 |
| ns |
15 | tDVWH |
| tDVEH | tDW | Data Setup to End of Write | 10 |
| 12 |
| 15 |
| ns |
16 | tWHDX |
| tEHDX | tDH | Data Hold after End of Write | 0 |
| 0 |
| 0 |
| ns |
17 | tAVWH |
| tAVEH | tAW | Address Setup to End of Write | 20 |
| 25 |
| 30 |
| ns |
18 | tAVWL |
| tAVEL | tAS | Address Setup to Start of Write | 0 |
| 0 |
| 0 |
| ns |
19 | tWHAX |
| tEHAX | tWR | Address Hold after End of Write | 0 |
| 0 |
| 0 |
| ns |
20 | tWLQZ[5,7] |
| tWZ | Write Enable to Output Disable |
| 10 |
| 13 |
| 15 | ns | |
21 | tWHQX |
|
| tOW | Output Active after End of Write | 3 |
| 3 |
| 3 |
| ns |
Figure 8. SRAM WRITE Cycle #1: W Controlled[7,8]
|
|
| 12 |
|
|
|
| tAVAV |
|
ADDRESS |
|
|
|
|
|
|
| 14 | 19 |
|
|
| tWHAX | |
|
|
| tELWH |
|
E |
|
|
|
|
|
|
| 17 |
|
| 18 |
| tAVWH |
|
| tAVWL |
| 13 |
|
W |
|
| tWLWH |
|
|
|
| 15 | 16 |
|
|
| tDVWH | tWHDX |
DATA IN |
|
| DATA VALID |
|
|
|
| 20 |
|
|
|
| tWLQZ | 21 |
DATA OUT |
|
| HIGH IMPEDANCE | tWHQX |
| PREVIOUS DATA |
| ||
|
|
|
ADDRESS |
E |
W |
DATA IN |
DATA OUT |
Figure 9. SRAM WRITE Cycle #2: E Controlled[7,8]
12
tAVAV
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||
18 |
|
|
|
|
|
|
| 14 |
|
|
|
|
|
| 19 |
|
|
|
| ||||||||
|
|
| tAVEL |
|
|
|
|
|
|
|
|
| tELEH |
|
|
|
|
|
|
| tEHAX |
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| 17 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
| tAVEH |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
| 13 |
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
|
|
|
| tWLEH |
|
|
|
|
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||||
|
|
|
|
|
|
|
|
|
|
| 15 |
|
|
| 16 |
|
|
|
| ||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| tDVEH |
|
|
|
| tEHDX |
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| DATA VALID |
|
|
|
| |||||
|
|
|
|
|
|
|
|
|
|
|
|
|
| HIGH IMPEDANCE |
|
|
|
|
|
|
|
|
|
| |||
Notes
7.If W is low when E goes low, the outputs remain in the high impedance state.
8.E or W must be ≥ VIH during address transitions.
Document Number: | Page 6 of 16 |
[+] Feedback
