SED1520 Series
BLOCK DIAGRAM
An example of SED1520*AA:
| V1,V2,V3,V4,V5 | COM0 to COM15 | SEG0 to SEG60 |
| VDD |
| VSS |
|
|
|
| ||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| LCD drive circuit |
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| Common counter |
| Display data latch circuit |
| |||||||||||
|
|
|
|
|
|
| |||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| Display start line register |
|
|
|
| Line counter |
|
| Line address decoder | Display data RAM |
| |||
|
|
|
|
|
|
|
|
|
|
|
|
| |||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| Column address decoder |
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
| CL |
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||||
|
| Display |
|
|
|
|
|
|
| ||||||||||
|
|
|
|
|
|
| timing |
|
|
|
| Column address counter |
| ||||||
| FR |
| generator |
|
|
|
|
|
|
| |||||||||
|
|
|
|
|
|
|
| ||||||||||||
|
|
|
|
|
|
| circuit |
|
|
|
|
|
|
| |||||
|
|
|
|
|
|
|
|
|
|
| Column address register |
| |||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
CommandStatus decoder
MPU interface
D0~D7 |
| A0,CS |
| RD,WR | (E,R/W) |
| M/S |
| RES |
|
|
|
|
|
| ||||||
|
|
|
| |||||||
| ||||||||||
|
|
|
| |||||||
|
|
|
| |||||||
|
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
I/O buffer
|
|
|
|
|
|
|
|
register |
| ||
| |||
|
|
|
|
|
|
|
|
Bus | holder |
| |
| |||
|
|
|
|
|
|
|
|
EPSON |