SED1520 Series

Set Column Address

This command specifies a column address of the display data RAM. When the display data RAM is accessed by the MPU continuously, the column address is incremented by 1 each time it is accessed from the set address. Therefore, the MPU can access to data continuously. The column address stops to be incremented at address 80, and the page address is not changed continuously.

 

 

 

 

 

 

R/W

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

A0

 

RD

 

 

WR

D7

 

 

D6

D5

 

 

D4

 

 

D3

D2

D1

 

D0

 

 

0

1

 

 

0

 

0

 

 

A6

A5

 

 

A4

 

 

A3

A2

A1

 

A0

00H to 4FH

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

This command loads the column address register.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

A6 A5 A4

A3

A2

A1

A0

 

Column Address

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

0

0

0

0

0

 

0

0

 

 

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

0

0

0

0

0

 

0

1

 

 

1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

:

 

 

 

 

 

 

 

:

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

:

 

 

 

 

 

 

 

:

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1

0

0

1

1

 

1

1

 

 

79

 

 

 

 

Read Status

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

R/W

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

A0

 

RD

 

WR

D7

 

 

D6

D5

 

 

D4

 

 

D3

D2

D1

 

D0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

0

0

 

 

1

 

BUSY

 

 

ADC

ON/OFF

RESET

 

0

0

0

 

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Reading the command I/O register (A0=0) yields system status information.

• The busy bit indicates whether the driver will accept a command or not.

Busy=1: The driver is currently executing a command or is resetting. No new command will be accepted.

Busy=0: The driver will accept a new command.

The ADC bit indicates the way column addresses are assigned to segment drivers. ADC=1: Normal. Column address n segment driver n.

ADC=0: Inverted. Column address 79-u segment driver u.

The ON/OFF bit indicates the current status of the display.

It is the inverse of the polarity of the display ON/OFF command.

ON/OFF=1: Display OFF

ON/OFF=0: Display ON

The RESET bit indicates whether the driver is executing a hardware or software reset or if it is in normal operating mode. RESET=1: Currently executing reset command.

RESET=0: Normal operation

Write Display Data

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

R/W

 

 

 

 

 

 

 

 

A0

 

RD

 

WR

D7

D6

D5

D4

D3

D2

D1

D0

1

1

 

0

 

 

 

 

Write data

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Writes 8-bits of data into the display data RAM, at a location specified by the contents of the column address and page address registers and then increments the column address register by one.

2–16

EPSON