Phase Comparator Output Waveform, FC bit =

MB15F74UV

■PHASE COMPARATOR OUTPUT WAVEFORM

frIF/RF

fpIF/RF

tWU

tWL

(FC bit = “1”)

DoIF/RF

(FC bit = “0” )

DoIF/RF

• LD Output Logic

IF-PLL section	RF-PLL section	LD output

Locking state/Power saving state	Locking state/Power saving state	H

Locking state/Power saving state	Unlocking state	L

Unlocking state	Locking state/Power saving state	L

Unlocking state	Unlocking state	L

Notes : • Phase error detection range = −2π to +2π

•Pulses on DoIF/RF signals during locking state are output to prevent dead zone.

•LD output becomes low when phase error is tWU or more.

•LD output becomes high when phase error is tWL or less and continues to be so for three cycles or more.

•tWU and tWL depend on OSCIN input frequency as follows.

tWU ≥ 2/fosc : e.g. tWU ≥ 156.3 ns when fosc = 12.8 MHz

tWU ≤ 4/fosc : e.g. tWL ≤ 312.5 ns when fosc = 12.8 MHz

Page 13

Image 13

Fujitsu MB15F74UV Phase Comparator Output Waveform, FC bit =, LD Output Logic, IF-PLL section RF-PLL section LD output

Contents

Description FeaturesPackage Pin plastic BCC LCC-18P-M05 PIN Assignments MB15F74UV Pin no Descriptions PIN Description MB15F74UV Block Diagram Parameter Symbol Value Unit Remarks Min Typ Parameter Symbol Rating Unit MinAbsolute Maximum Ratings Recommended Operating Conditions Parameter Symbol Condition Electrical CharacteristicsMin Typ Charge pump Vs V do Parameter Symbol Condition Value Unit Min TypV ≤ V do ≤ V CC − 0.5 Current rate Vs Ta −40 C ≤ Ta ≤ 85 C Programmable Functional DescriptionProgrammable Reference Counter R10 R11 R12 R13 R14 Divide ratio R14 R13 R12 R11 R10 Data settingDivide ratio N11 N10 Divide ratio Divide ratio SW = Phase comparator input FC IF, RF = Do IF, Do RFCurrent value LD/fout pin state Status PS pin Power Saving Mode Intermittent Mode Control Circuit 100 Parameter Min Typ Max Unit FC bit = Phase Comparator Output WaveformLD Output Logic IF-PLL section RF-PLL section LD output Oscilloscope Controller Divide ratio setting Catalog guaranteed range Typical CharacteristicsFin input sensitivity RF-PLL input sensitivity vs. Input frequency Input sensitivity vs. Input frequency Oscin input sensitivitySensitivity Input Charge pump output voltage VDO MA mode Charge pump output current IDO mA FinIF input impedance Fin input impedanceFinRF input impedance Oscin input impedance Oscin input impedance Reference Information PLL Phase NoisePLL Reference Leakage Mkr x 439.99764 ∝s 50.0009 MHz Controller Application Example Ordering Information Usage PrecautionsPart number Package Remarks Fujitsu Limited C18058S-c-1-1 Dimensions in mm inches Package Dimension F0401 Fujitsu Limited

Fujitsu MB15F74UV manual Phase Comparator Output Waveform, FC bit =, LD Output Logic

Models: MB15F74UV

MB15F74UV

■PHASE COMPARATOR OUTPUT WAVEFORM

(FC bit = “1”)

• LD Output Logic

IF-PLL section

RF-PLL section

LD output