Ultra DMA CRC rules | Fujitsu MPE3XXXAT manual

11)The device shall compare the CRC data received from the host with the results of its own CRC calculation. If a miscompare error occurs during one or more Ultra DMA bursts for any one command, at the end of the command, the device shall report the first error that occurred (see 5.5.5).

12)The device shall release DDMARDY- within tIORDYZ after the host has negated DMACK-.

13)The host shall neither negate STOP nor HSTROBE until at least tACK after negating DMACK-.

14)The host shall not assert DIOW-, CS0-, CS1-, DA2, DA1, or DA0 until at least tACK after negating DMACK.

5.5.5Ultra DMA CRC rules

The following is a list of rules for calculating CRC, determining if a CRC error has occurred during an Ultra DMA burst, and reporting any error that occurs at the end of a command.

a)Both the host and the device shall have a 16-bit CRC calculation function.

b)Both the host and the device shall calculate a CRC value for each Ultra DMA burst.

c)The CRC function in the host and the device shall be initialized with a seed of 4ABAh at the beginning of an Ultra DMA burst before any data is transferred.

d)For each STROBE transition used for data transfer, both the host and the device shall calculate a new CRC value by applying the CRC polynomial to the current value of their individual CRC functions and the word being transferred. CRC is not calculated for the return of STROBE to the asserted state after the Ultra DMA burst termination request has been acknowledged.

e)At the end of any Ultra DMA burst the host shall send the results of its CRC calculation function to the device on DD (15:0) with the negation of DMACK-.

f)The device shall then compare the CRC data from the host with the calculated value in its own CRC calculation function. If the two values do not match, the device shall save the error and report it at the end of the command. A subsequent Ultra DMA burst for the same command that does not have a CRC error shall not clear an error saved from a previous Ultra DMa burst in the same command. If a miscompare error occurs during one or more Ultra DMA bursts for any one command, at the end of the command, the device shall report the first error that occurred.

g)For READ DMA or WRITE DMA commands: When a CRC error is detected, it shall be reported by setting both ICRC and ABRT (bit 7 and bit 2 in the Error register) to one. ICRC is defined as the "Interface CRC Error" bit. The host shall respond to this error by re-issuing the command.

h)A host may send extra data words on the last Ultra DMA burst of a data out command. If a device determines that all data has been transferred for a command, the device shall terminate the burst. A device may have already received more data words than were required for the command. These extra words are used by both the host and the device to calculate the CRC, but, on an Ultra DMA data out burst, the extra words shall be discarded by the device.

C141-E077-01EN

5 - 83

Image 150

Fujitsu MPE3XXXAT manual Ultra DMA CRC rules

MPE3XXXAT specifications

The Fujitsu MPE3XXXAT series is a robust line of hard disk drives (HDDs) known for their reliability, performance, and advanced technology. Designed primarily for enterprise storage solutions, these drives cater to high-demand environments such as data centers, servers, and workstations. With capacities ranging from hundreds of gigabytes to several terabytes, the MPE3XXXAT series offers scalable storage options to accommodate a variety of applications.

One of the standout features of the MPE3XXXAT series is its high rotational speed. With most models operating at 7200 RPM, these drives ensure faster data access and improved read/write performance. This speed makes them ideal for applications requiring quick data retrieval, such as database management and data-intensive workloads. Furthermore, the series utilizes a Serial ATA (SATA) interface, which facilitates seamless connectivity and compatibility with a wide range of systems.

The Fujitsu MPE3XXXAT series is built with advanced technologies that enhance durability and longevity. Notably, the drives incorporate advanced error correction algorithms and vibration resistance features, which are crucial for maintaining data integrity over time. This is particularly important in multi-drive environments where vibrations from one drive can affect the performance of others. The drives are also designed with low power consumption in mind, contributing to energy savings without compromising performance.

In terms of data security, the MPE3XXXAT series supports various security features that protect against unauthorized access. These include ATA security features that enable password protection and robust encryption to safeguard sensitive information from potential breaches. This aspect is particularly significant for enterprises that handle confidential data and require stringent security measures.

The operational temperature range of the MPE3XXXAT drives is optimized for demanding environments, allowing them to function effectively in a variety of conditions. Their reliability is backed by an impressive Mean Time Between Failures (MTBF), which signifies their resilience and the manufacturer's commitment to quality.

Overall, the Fujitsu MPE3XXXAT series stands out as a reliable choice for enterprise storage needs. With its blend of high speed, capacity, durability, and security features, it addresses the challenges faced by modern data centers and businesses that require efficient data management solutions. Whether for backup, archival, or active data storage, the MPE3XXXAT series is designed to deliver consistent performance and peace of mind for users.