|
| (' |
| ||||
|
|
| |||||
|
|
|
|
|
|
| |
| 36h |
|
| Warm start shut down |
|
| |
|
|
|
|
|
| ||
| 37h |
|
| Reinitialise the chipset (MB only) |
| ||
|
|
|
|
|
| ||
| 38h |
|
| Shadow system BIOS ROM |
| ||
|
|
|
|
|
| ||
| 39h |
|
| Reinitialise the cache (MB only) |
| ||
|
|
|
|
|
|
| |
| 3Ah |
|
| Autosize cache |
|
| |
|
|
|
|
|
| ||
| 3Ch |
|
| Advanced configuration of chipset registers |
| ||
|
|
|
|
|
| ||
| 3Dh |
|
| Load alternate registers with CMOS values |
| ||
|
|
|
|
|
|
| |
| 42h |
|
| Initialise interrupt vectors |
|
| |
|
|
|
|
|
|
| |
| 44h |
|
| Initialise BIOS interrupts |
|
| |
|
|
|
|
|
|
| |
| 45h |
|
| POST device initialisation |
|
| |
|
|
|
|
|
| ||
| 46h |
|
| Check ROM copyright notice |
| ||
|
|
|
|
|
| ||
| 48h |
|
| Check video configuration against CMOS |
| ||
|
|
|
|
|
| ||
| 49h |
|
| Initialise PCI bus and devices |
| ||
|
|
|
|
|
| ||
| 4Ah |
|
| Initialise all video adapters in system |
| ||
|
|
|
|
|
|
| |
| 4Bh |
|
| Display QuietBoot screen |
|
| |
|
|
|
|
|
|
| |
| 4Ch |
|
| Shadow video BIOS ROM |
|
| |
|
|
|
|
|
| ||
| 4Eh |
|
| Display BIOS copyright notice |
| ||
|
|
|
|
|
| ||
| 50h |
|
| Display CPU type and speed |
| ||
|
|
|
|
|
|
| |
| 51h |
|
| Initialise EISA board |
|
| |
|
|
|
|
|
|
|
|
| 52h |
|
| Test keyboard |
|
|
|
|
|
|
|
|
|
| |
| 54h |
|
| Set key click if enabled |
|
| |
|
|
|
|
|
|
| |
| 56h |
|
| Enable keyboard |
|
| |
|
|
|
|
|
| ||
| 58h |
|
| Test for unexpected interrupts |
| ||
|
|
|
|
|
| ||
| 59h |
|
| Initialise POST display service |
| ||
|
|
|
|
|
| ||
| 5Ah |
|
| Display prompt "Press F2 to enter SETUP" |
| ||
|
|
|
|
|
|
| |
| 5Bh |
|
| Disable CPU cache |
|
| |
|
|
|
|
|
| ||
| 5Ch |
|
| Test RAM between 512 and 640 KB |
| ||
|
|
|
|
|
|
|
|
| 5Eh |
|
| Base address |
|
|
|
|
|
|
|
|
|
| |
| 60h |
|
| Test extended memory |
|
| |
|
|
|
|
|
| ||
| 62h |
|
| Test extended memory address lines |
| ||
|
|
|
|
|
|
| |
| 64h |
|
| Jump to UserPatch1 |
|
| |
|
|
|
|
|
| ||
| 66h |
|
| Configure advanced cache registers |
| ||
|
|
|
|
|
| ||
| 67h |
|
| Initialise Multi Processor APIC |
| ||
|
|
|
|
|
| ||
| 68h |
|
| Enable external and CPU caches |
| ||
|
|
|
|
|
| ||
| 69h |
|
| Setup System Management Mode (SMM) area |
| ||
|
|
|
|
|
| ||
| 6Ah |
|
| Display external L2 cache size |
| ||
|
|
|
|
|
|
| |
| 6Bh |
|
| Customise defaults |
|
| |
|
|
|
|
|
| ||
| 6Ch |
|
| Display shadow- area message |
| ||
|
|
|
|
|
| ||
| 6Eh |
|
| Display possible high address for UMB recovery |
| ||
|
|
|
|
|
|
|
|
MITSUBISHI ELECTRIC MOTHERBOARD DIVISION | PAGE 31 OF 45 |
