No Need for Memory Map Control.
The CJ2 CPU Units introduce a new feature called tag access, to reduce your TCO (Total Cost of Ownership) for systems that use Programmable Terminals, multiple PAC’s, and host applications. Tags allow freedom from memory maps.
Simultaneous Development Takes the Stress Out of Short Deadlines. |
|
NEW |
No Need for Address Allocation Adjustments in
The various Controllers do not depend on addresses, so parallel development at each Controller is enabled by first simply determining the tag names. There is no need for subsequent address allocation.
Example: Programmable Terminal and CJ2 Development
Previously
Case 1
Case 2
The PLC program is first created, and then the ladder program is referenced to create the screens.
The screen graphics are created in advance, and then addresses are allocated and checked after the ladder program is completed.
Ladder program is created. | Programmable Terminal screens | |
are created. | ||
| ||
Ladder program is created. | The addresses are set. | |
| ||
Programmable Terminal screens are | Addresses are allocated and | |
created (graphics only). | the allocations are checked. |
CJ2
By simply setting tag names, PAC and Programmable Terminal programming can be performed in parallel.
Tag name | Address |
Number_produced | Undetermined |
Production_target | Undetermined |
|
|
Ladder program is created.
Addresses are determined while creating the ladder program.
The screens are created
The screens are created with no need to pay attention to addresses.
Design time is shortened
» Simultaneous Development for Programmable Terminal and CJ2 CPU Unit
Programmable Terminal screens can be designed using tag names defined in the CJ2 CPU Unit. There is no need to adjust address allocations in post- processing.
» Data Links between CJ2 CPU Units
Simply setting tag names allows development to proceed simultaneously among multiple designers and multiple vendors. It is then easy to subsequently change the sizes of data links.
» Simultaneous Development for Host Application and CJ2 CPU Unit
Designing can be carried out simply by setting tag names in the information section and the control design section. There is no need for physical ad- dresses in the network interface specifications.
8
