Manuals / Panasonic / Cell Phone / Cell Phone

Panasonic MN101C00 user manual Timer Control Registers, Watchdog timer control register Wdctr

Models: MN101C00

1 170

Download 170 pages 1.97 Kb

Page 103

1

BUZCK1 BUZCK0

0

Chapter 4 Timer Functions

4-9-4 Timer Control Registers

(1) Watchdog timer control register (WDCTR)

WDCTR

7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	WDEN

(at reset: -------

0)

WDEN	Watchdog timer enable

0Clear watchdog timer/disable operation

1Enable WDT timer

Figure 4-9-17 Watchdog Timer Control Register (WDCTR: X'03F02', R/W)

(2) Oscillation stabilization wait control register (DLYCTR)

DLYCTR

7	6	5	4	3	2	1		0
BUZOE	BUZCK1	BUZCK0	–	–	–	DLYS1		DLYS0

(at reset: 0XX---00)

	DLYS1	DLYS0	Oscillation stabilization
	DLYS1	DLYS0	wait period setting
			wait period setting

	0	0	1/214 of the system clock (fs)
	0	1	1/210 of the system clock (fs)
		1	1/210 of the system clock (fs)
	1	0	1/26 of the system clock (fs)
	1	1	Disable use

∗After reset is released, the oscillation stabilization wait period is fixed at 1/215.

0

Buzzer output frequency selection

1/212 of the system clock (fs)

11/211 of the system clock (fs)

01/210 of the system clock (fs)

1

1/29 of the system clock (fs)

BUZOE	P06 output selection

0	P06 port output
1	P06 buzzer output

Figure 4-9-18 Oscillation Stabilization Wait Counter Control Register

(DLYCTR: X'03F03', R/W)

Timer Function Control Registers

89

Image 103

Panasonic MN101C00 user manual Timer Control Registers, Watchdog timer control register Wdctr

Contents

Pub. No -011E MN101C115/117 LSI User’s ManualPage Page Under plannin Unit Byte How to Read This ManualSummary Precautions and warningsSubtitle Sub-subtitle Main text Key informationFinding Desired Information Page Page Contents0 Contents Port Functions Serial Functions Appendices Page Chapter Overview Model ROM Size RAM Size Classification Product OverviewOverview Product SummaryHardware Functions Operation modes Normal mode LED driver function 8 pins PortsPin Diagram Pins12 13 14 15 16 17 18 19 20 21 44 43 42 41 40 39 38 37 36 35P22,IRQ2 P14,TM4IO P13,TM3IO P12,TM2IOP14,TM4IO 48 47 46 45 44 43 42 41 40 39 38P23,IRQ3 P20,IRQ0Pin No Name Type Pin Function SummaryFunction Description Rmout 1 Pin Function Summary 2/4TXD 1 Pin Function Summary 3/4Mmod 1 Pin Function Summary 4/4MN101C00 Block DiagramBit timer Conversion Overview of FunctionsAbsolute Maximum Ratings ∗2 ∗3 Electrical CharacteristicsContents Model MN101C117/115 Parameter Symbol Rating UnitCrystal oscillator 1 Fig Operating ConditionsSupply voltage Operating speed ∗External clock input 2 XI XO is unconnected*2 External clock input 1 OSC1 OSC2 is unconnected9VDD 1VDD Twh1twl1 Twr1twf1 Supply current no load at output ∗ DC CharacteristicsInput pin 3-1 P21 Schmitt trigger input Input pin 3-2 P21 when used as SensInput pin 1 Mmod Input pin 2 P20, P22~P23 Schmitt trigger inputSens pin ← trs→Input pin 4 PA0~PA7 Pin 8 P70 to P71 Pin 5 P27 RSTPin 6 P00 to P06, P10 to P14 Schmitt trigger input Pin 7 , P60 to P67Pin 9 P80~P87 4 A/D Converter CharacteristicsROM Option OptionModel Name MN101C Date SE No Customer Option FormPackage code SDIP042-P-0600 Unit mm Outline Drawings2 44-QFP Package code QFP044-P-1010 Unit mm3 48-QFH Package code QFH048-P-0707 Unit mmBasic CPU Functions Overview Memory ConfigurationAddress Space 03FFX Special Function Registers03FAX 03FBX 03FCX 03FDX 03FEXMemctr Bus InterfaceControl Registers Memory control registerMEMCTRAccepting and Returning from Interrupts InterruptsOperation when Returning from Interrupt Interrupt Sources and Vector Addresses Non-maskable Interrupt Control Register Nmicr Interrupt Control RegistersXxxLV1 XxxLV0 XxxIE XxxIR At reset Releasing the Reset ResetRST pin Clock cycles 200ns for a 20MHz oscillation Chapter Port Functions Port 0 P0 1 Status When Port Is Reset single-chip mode2 Port 0 Functions 4 Port 2 Functions Port 1 P13 Port 1 Functions Port 2 P2Port 8 Functions Port 7 P7Port 7 Functions Port 8 P8Name Address Function Port Control RegistersPort Control Registers 2/2 At reset 000 At resetAt reset XXX At reset XxxxxP7IN1 P7IN0 P8IN7 P8IN6 P8IN5 P8IN4 P8IN3 P8IN2 P8IN1 P8IN0 1 Port Control Registers 2/22 I/O Port Control Registers O port Special function pin Pin Control Registers Port Output/Input Mode RegistersP00,P02,P10 to P14 I/O Port Configuration and FunctionsControl Address P01P01 Pull-up Control bit Resistor RegisterPA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7 PA0 to PA7P20 P22 P23 Pull-up Control bit Pin Configuration for P20, P22 to P23Port input Control bit P21 5 Configuration and Functions of P21P27 6 Configuration and Functions of P27Direction Configuration and Functions of P70P70 to P71 P70 P71P60 to P67,P80 to P87 8 Configuration and Functions of P60 to P67Chapter Timer Functions Fosc,fx/2 PWM outputClock Fs/4 Source1 Timers 2, 3 Block Diagram 2 Timer 4 Block Diagram 3 Timer 5/Time Base Block Diagram Dlyctr WdirqWdctr MUXRmctr 5 Remote Control Transmission Block DiagramBit 8-bit Timer Operation timers 2SIF0 1 Binary Counter 2 TM2BC Count Timing Operation64 8-bit Timer Operation timers 2 Matches compare register Binary counter 3 Timer Pulse Output Timing4 PWM Output Timing Clock PWM output 6 PWM Output Timing when TM2OC register is XFFDisable the timer 2 interrupt 16-bit Timer Operation timer 1 Binary Counter 4 TM4BC Count Timing Timer Functions Matches TM4OCH, TM4OCL register Binary counter 4 Pulse Added Type PWM Output Added pulse Setting the Added Pulse Position1 Pulse-Added PWM OutputFigure Repeated 256 times FFPositionTimer Functions Timer Operation 8-bit Timer Operation timerTime Base Operation Base Time Settings TM5IR2 toClock Source Setup and Operation Watchdog Timer Operation1 Remote Control Carrier Output Waveform Remote Control Output OperationBuzzer Output Buzzer Output Setup and OperationTimer Control Registers Timer Function Control RegistersName Address Function TM2BC7 TM2BC6 TM2BC5 TM2BC4 TM2BC3 TM2BC2 TM2BC1 TM2BC0 Programmable Timer/CountersTM3BC7 TM3BC6 TM3BC5 TM3BC4 TM3BC3 TM3BC2 TM3BC1 TM3BC0 Binary counter 4 TM4BCH upper 8 bits Compare register 4 TM4OCL lower 8 bitsBinary Counter 4 TM4BCL X03F64, R Binary Counter 4 TM4BCH X03F65, RInput Capture Register TM4ICL X03F66, R Input capture register TM4ICL lower 8 bitsTM5BC7 TM5BC6 TM5BC5 TM5BC4 TM5BC3 TM5BC2 TM5BC1 TM5BC0 TM2EN Timer Mode RegistersTM2MD TM2PWMTM3EN Timer 3 mode register TM3MDTM3MD TM3PWMTM4EN Timer 4 mode register TM4MDTM4MD IRQ0 IRQ1 IRQ2 TM4PWMTM5CLRS Timer 5 mode register TM5MDTM5MD TM5CK0Watchdog timer control register Wdctr Timer Control RegistersRmoen Remote control carrier output control register RmctrChapter Serial Functions Serial Functions 1 Serial 0 Block Diagram Synchronous Serial Interface Serial Functions SBT SBO SBTSBO SC0BSYSerial Functions Start condition enabled Start condition disabled 1 Serial Data Input Edge and Output Edge serial interface Serial Interface Transfer TimingReceive Data Input Edge Transmit Data Output Edge SBI0 SBT0SBO0 Half-duplex Uart Serial Interface 1 Uart Transmission Timing Reception 2 Uart Reception Timing How to Use the Baud Rate Timer SC0RXB Serial Interface Control RegistersSC0RXB Transmit/Receive Shift Registers, Receive Data BufferSerial interface 0 transmit/receive shift register SC0TRB SC0TRBSC0STE Serial Interface Mode RegistersSerial interface 0 mode register SC0MD0 SC0MD0Serial interface 0 mode register 1 SC0MD1 SC0BRKE Serial interface 0 mode register 2 SC0MD2SC0MD2 SC0NPESerial interface 0 mode register 3 SC0MD3 Serial interface 0 control register SC0CTR Serial Interface Control RegisterChapter Conversion Functions AN0 AN1 AN2 AN3 AN4 AN5 AN6 AN7 ANCTR0ANCTR1 ANBUF1 ANBUF0 1 A/D Conversion Timing A/D Conversion2 Recommended Circuit When Using A/D Conversion 1 A/D Converter Control Registers A/D Converter Control RegistersD control register 0 ANCTR0 2 A/D Control Register AnctrAN0 ANCTR1 Anst D conversion control register 1 ANCTR15 4 3 2 1 3 A/D Buffers AnbufChapter AC Zero-Cross Circuit/Noise Filter 1 P21 Input Circuit Block Diagram 1 AC Line Waveform and IRQ Generation Timing AC Zero-Cross Circuit OperationNoise Filter 1 Noise Filtering Circuit Block DiagramSampling Input Waveform after noise filtering Example Input and Output Waveforms for Noise FilterNfctr AC Zero-Cross Control RegisterNfctr Noise Filter Control Register NfctrNF0EN 128 Appendices8 Eprom Versions Appendices Appendices There are no other functional differences Characteristics of Eprom VersionOperating temperature Tion start control,runaway Internal ROM final address dataFit in the writing adapter and position the No.1 pin Writing to Microcomputer with Internal EpromData I/O VendorAppendices Option Bit Writing Adapter Connection P14 P83 P85 P86 P87P70 P67 P66 P65 P64 P2010 PA4 P64 P84 P85 P86 P87P71 P70 P67 P66 P65 P83 P63 P82 P62 P81 P61 P80 P60 P23 PA0 P21 PA1Instruction Set 1101 111a #16 ∗1 d4 sign extended ∗2 d7 sign extended ∗3 d11 sign extended 0010 0011 0001 D11 0011 0100 0bp Io8 ∗1 Number of repeats is 0 when imm3=0 MN101C00 Series Instruction MAP Instruction MapCbeq #8,abs16,d7/11 Cbne #8,abs16,d7/11 Cpum Summary of Special Function RegistersP6IN7 P2PLU2 TM2BC6 TM2BC5 TM2BC4 TM2BC3 TM2BC2 TM2BC1 Nmicr Wdir Appendices Matsushita Electronics Corporation MN101C115Sales Offices